Yiran Chen

Electrical and Computer Engineering

John Cocke Distinguished Professor of Electrical and Computer Engineering

Yiran Chen Profile Photo

Research Interests

Emerging memory and storage technologies

Embedded systems, CPS, edge computing, and mobile applications

Neuromorphic computing, deep learning and system security

Low power circuit and system

Bio

Yiran Chen received his B.S. in 1998 and M.S. in 2001 from Tsinghua University, and his Ph.D. in 2005 from Purdue University. In 2010, he joined the University of Pittsburgh as an Assistant Professor. He was promoted to Associate Professor with tenure in 2014, while holding the Bicentennial Alumni Faculty Fellowship. He is currently the John Cocke Distinguished Professor of Electrical and Computer Engineering at Duke University. He is the director of the National Science Foundation (NSF) AI Institute for Edge Computing Leveraging Next-generation Networks (Athena), one of the 25 National AI Institutes in the United States, as well as the NSF Industry-University Cooperative Research Center (IUCRC) for Alternative Sustainable and Intelligent Computing (ASIC), and co-director of the Duke Center for Computational Evolutionary Intelligence (DCEI). His group's research focuses on new memory and storage systems, machine learning and neuromorphic computing systems, and mobile computing. He has supervised or is currently supervising, more than 60 Ph.D. students and 4 Postdocs throughout his academic career. 14 of his Ph.D. students and Postdocs have joined faculties at universities in the United States, Turkey, Hong Kong, and China, including 4 NSF CAREER Awardees.

Chen has published one book and more than 600 technical publications and has been granted 96 US patents. He has been honored with 15 paper awards, including two test-of-time awards, and the other 16 best paper nominations from international journals and conferences. He has received numerous awards for his technical contributions and professional services. He is one of only three individuals to have received Technical Achievement Awards from both the IEEE Circuits and Systems Society and the Computer Society, with histories of 75 and 78 years, respectively. He has been a distinguished lecturer for the IEEE Council on Electronic Design Automation (CEDA) and Circuits and Systems Society (CASS), and a distinguished visitor of the IEEE Computer Society (CS). He is a Fellow of the AAAS, ACM, IEEE, and NAI, and currently serves as the chair of ACM SIGDA. He was the Editor-in-Chief of the IEEE Circuits and Systems Magazine from 2020 to 2023 and is the inaugural Editor-in-Chief of the IEEE Transactions on Circuits and Systems for Artificial Intelligence (TCASAI).

Chen has served as Chairman of the Board, Independent Director, and in other consultancy roles for several startups. Beyond his academic and professional pursuits, Chen is a fervent advocate for the responsible use of AI technologies and champions academic belonging, openness, freedom, and equality. He is a founding member of the steering committee of the Academic Alliance on AI Policy (AAAIP) and a member of the Asian American Scholar Forum (AASF).

Education

Ph.D. Purdue University, 2005

Positions

John Cocke Distinguished Professor of Electrical and Computer Engineering
Professor in the Department of Electrical and Computer Engineering
Professor of Computer Science

Awards, Honors, and Distinctions

Dean's Award for Excellence in Mentoring. Duke University. 2024
Distinguished Visitor. IEEE Computer Society . 2024
Fellow (NAI). National Academy of Inventors. 2023
Charles A. Desoer Technical Achievement Award. Institute of Electrical and Electronics Engineers (IEEE), Circuits and Systems Society. 2023
Distinguished Lecturer. IEEE Circuits and Systems Society. 2023
Stansell Family Distinguished Research Award. Pratt School of Engineering, Duke University. 2022
Edward J. McCluskey Technical Achievement Award. Institute of Electrical and Electronics Engineers (IEEE), Computer Society. 2022
AAAS Fellow. American Association for the Advancement of Science. 2022
Clarivate Highly Cited Researchers. Clarivate. 2021
Outstanding Electrical and Computer Engineer (OECE) Award. Purdueu2019s School of Electrical and Computer Engineering. 2021
HPCA Hall of Fame. IEEE Computer Society, Technical Committee on Computer Architecture. 2020
ACM Fellow. Association for Computing Machinery. 2020
IEEE Fellow. Institute of Electrical and Electronics Engineers. 2018
Distinguished Lecturer. IEEE Council on Electronic Design Automation. 2018
Outstanding New Faculty Award . ACMu2019s Special Interest Group on Design Automation (SIGDA). 2014
National Science Foundation CAREER Awards - Multiple Sciences. National Science Foundation (NSF). 2013

Courses Taught

ECE 899: Special Readings in Electrical Engineering
ECE 891: Internship
ECE 661: Computer Engineering Machine Learning and Deep Neural Nets
ECE 590: Advanced Topics in Electrical and Computer Engineering
ECE 392: Projects in Electrical and Computer Engineering
ECE 391: Projects in Electrical and Computer Engineering
COMPSCI 393: Research Independent Study

Publications

Roman-Vicharra C, Chen Y, Hu J. Flip-Flop Centric Incremental Placement for Simultaneous Timing and Clock Network Power Optimization. In: MLCAD 2024 - Proceedings of the 2024 ACM/IEEE International Symposium on Machine Learning for CAD. 2024.
Lyu B, Wen S, Yang Y, Chang X, Sun J, Chen Y, et al. Designing Efficient Bit-Level Sparsity-Tolerant Memristive Networks. IEEE transactions on neural networks and learning systems. 2024 Sep;35(9):11979–88.
Lyu B, Yang Y, Cao Y, Shi T, Chen Y, Huang T, et al. A memristive all-inclusive hypernetwork for parallel analog deployment of full search space architectures. Neural networks : the official journal of the International Neural Network Society. 2024 Jul;175:106312.
Kim B, Li H, Chen Y. Processing-in-Memory Designs Based on Emerging Technology for Efficient Machine Learning Acceleration. In: Proceedings of the ACM Great Lakes Symposium on VLSI, GLSVLSI. 2024. p. 614–9.
Xu L, Chen Y, Wang Y, Liao N, He J, Wang D. Recognition of Skin Cancer from Dermoscopic Images via DNN. In: ACM International Conference Proceeding Series. 2024. p. 412–9.
Pan J, Lin X, Xu J, Chen Y, Zhuo C. Lithography Hotspot Detection Based on Heterogeneous Federated Learning With Local Adaptation and Feature Selection. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems. 2024 May 1;43(5):1484–96.
Li S, Wang Y, Hanson E, Chang A, Seok Ki Y, Li H, et al. NDRec: A Near-Data Processing System for Training Large-Scale Recommendation Models. IEEE Transactions on Computers. 2024 May 1;73(5):1248–61.
Wang D, Wang Y, Yang F, Xu L, Zhang Y, Chen Y, et al. A Soft Sensor with Light and Efficient Multi-scale Feature Method for Multiple Sampling Rates in Industrial Processing. Machine Intelligence Research. 2024 Apr 1;21(2):400–10.
Wang B, Lin M, Zhou T, Zhou P, Li A, Pang M, et al. Efficient, Direct, and Restricted Black-Box Graph Evasion Attacks to Any-Layer Graph Neural Networks via Influence Function. In: WSDM 2024 - Proceedings of the 17th ACM International Conference on Web Search and Data Mining. 2024. p. 693–701.
Chang CC, Pan J, Xie Z, Zhang T, Hu J, Chen Y. Toward Fully Automated Machine Learning for Routability Estimator Development. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems. 2024 Mar 1;43(3):970–82.
Yang X, Wang Z, Hu XS, Kim CH, Yu S, Pajic M, et al. Neuro-Symbolic Computing: Advancements and Challenges in Hardware-Software Co-Design. IEEE Transactions on Circuits and Systems II: Express Briefs. 2024 Mar 1;71(3):1683–9.
Chen Y, Banerjee S, Daily S, Krolik J, Li H, Limbrick D, et al. Athena – The NSF AI Institute for Edge Computing. AI Magazine. 2024 Mar 1;45(1):15–21.
Inkawhich M, Inkawhich N, Li H, Chen Y. Tunable Hybrid Proposal Networks for the Open World. In: Proceedings - 2024 IEEE Winter Conference on Applications of Computer Vision, WACV 2024. 2024. p. 1977–88.
Zheng Q, Li S, Wang Y, Li Z, Chen Y, Li HL. Hybrid Digital/Analog Memristor-based Computing Architecture for Sparse Deep Learning Acceleration. In: Proceedings - IEEE International Symposium on Circuits and Systems. 2024.
Xiao H, Hu X, Gao T, Zhou Y, Duan S, Chen Y. Efficient Low-Bit Neural Network With Memristor-Based Reconfigurable Circuits. IEEE Transactions on Circuits and Systems II: Express Briefs. 2024 Jan 1;71(1):66–70.
Wang A, Huang Q, Chen Y. A Quantized Parsimonious CNN Model for Sleep Polysomnogram Data Streams. In: Proceedings - 2024 IEEE/ACM Conference on Connected Health: Applications, Systems and Engineering Technologies, CHASE 2024. 2024. p. 162–6.
Huang Q, Yang H, Zeng E, Chen Y. A Deep-Learning-Based Multi-modal ECG and PCG Processing Framework for Label Efficient Heart Sound Segmentation. In: Proceedings - 2024 IEEE/ACM Conference on Connected Health: Applications, Systems and Engineering Technologies, CHASE 2024. 2024. p. 109–19.
Chen F, Chen Y. An Interview with Dr. Nicky Lu [Interview]. IEEE Circuits and Systems Magazine. 2024 Jan 1;24(1):6–12.
Zhang T, Li S, Cheng HP, Yan F, Li H, Chen Y. CSCO: Connectivity Search of Convolutional Operators. In: IEEE Computer Society Conference on Computer Vision and Pattern Recognition Workshops. 2024. p. 1685–94.
Wang Y, Li S, Zheng Q, Song L, Li Z, Chang A, et al. NDSEARCH: Accelerating Graph-Traversal-Based Approximate Nearest Neighbor Search through Near Data Processing. In: Proceedings - International Symposium on Computer Architecture. 2024. p. 368–81.
Tang M, Sun J, Li HH, Chen Y. Embracing Privacy, Robustness, and Efficiency with Trustworthy Federated Learning on Edge Devices. In: Proceedings of IEEE Computer Society Annual Symposium on VLSI, ISVLSI. 2024. p. 284–9.
Tang M, Dai A, DiValentin L, Ding A, Hass A, Gong NZ, et al. MODELGUARD: Information-Theoretic Defense Against Model Extraction Attacks. In: Proceedings of the 33rd USENIX Security Symposium. 2024. p. 5305–22.
Sun J, Xu Z, Yin H, Yang D, Xu D, Liu Y, et al. FedBPT: Efficient Federated Black-box Prompt Tuning for Large Language Models. In: Proceedings of Machine Learning Research. 2024. p. 47159–73.
Yu F, Xu Z, Shangguan L, Wang D, Stamoulis D, Madhok R, et al. Rethinking Latency-Aware DNN Design With GPU Tail Effect Analysis. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems. 2024 Jan 1;
Jiang J, Lu H, Liu C, Zhu M, Chen Y, Yang HF. Cost-effective Vehicle Recognition System in Challenging Environment Empowered by Micro-Pulse LiDAR and Edge AI. In: IEEE Intelligent Vehicles Symposium, Proceedings. 2024. p. 645–50.
Yang HF, Zhao Y, Cai J, Zhu M, Hwang JN, Chen Y. Mitigating Bias of Deep Neural Networks for Trustworthy Traffic Perception in Autonomous Systems. In: IEEE Intelligent Vehicles Symposium, Proceedings. 2024. p. 633–8.
Hanson E, Li S, Zhou G, Cheng F, Wang Y, Bose R, et al. Si-Kintsugi: Towards Recovering Golden-Like Performance of Defective Many-Core Spatial Architectures for AI. In: Proceedings of the 56th Annual IEEE/ACM International Symposium on Microarchitecture, MICRO 2023. 2023. p. 972–85.
Gao Z, Chen Y, Chen T. Swirls: Sniffing Wi-Fi Using Radios with Low Sampling Rates. In: Proceedings of the International Symposium on Mobile Ad Hoc Networking and Computing (MobiHoc). 2023. p. 260–9.
Wang Y, Li S, Zheng Q, Chang A, Li H, Chen Y. EMS-i: An Efficient Memory System Design with Specialized Caching Mechanism for Recommendation Inference. ACM Transactions on Embedded Computing Systems. 2023 Sep 9;22(5 s).
Li Z, Zheng Q, Chen Y, Li H. SpikeSen: Low-Latency In-Sensor-Intelligence Design With Neuromorphic Spiking Neurons. IEEE Transactions on Circuits and Systems II: Express Briefs. 2023 Jun 1;70(6):1876–80.
Zhang T, Cheng D, He Y, Chen Z, Dai X, Xiong L, et al. NASRec: Weight Sharing Neural Architecture Search for Recommender Systems. In: ACM Web Conference 2023 - Proceedings of the World Wide Web Conference, WWW 2023. 2023. p. 1199–207.
Xie Z, Pan J, Chang CC, Hu J, Chen Y. The Dark Side: Security and Reliability Concerns in Machine Learning for EDA. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems. 2023 Apr 1;42(4):1171–84.
Hanson E, Horton M, Li HH, Chen Y. DefT: Boosting Scalability of Deformable Convolution Operations on GPUs. In: International Conference on Architectural Support for Programming Languages and Operating Systems - ASPLOS. 2023. p. 134–46.
Hanson E, Li S, Qian X, Li HH, Chen Y. DyNNamic: Dynamically Reshaping, High Data-Reuse Accelerator for Compact DNNs. IEEE Transactions on Computers. 2023 Mar 1;72(3):880–92.
Pang M, Wang B, Ye M, Cheung Y-M, Chen Y, Wen B. DisP+V: A Unified Framework for Disentangling Prototype and Variation From Single Sample per Person. IEEE transactions on neural networks and learning systems. 2023 Feb;34(2):867–81.
Chang CC, Pan J, Xie Z, Hu J, Chen Y. Rethink before Releasing Your Model: ML Model Extraction Attack in EDA. In: Proceedings of the Asia and South Pacific Design Automation Conference, ASP-DAC. 2023. p. 252–7.
Yang X, Li S, Zheng Q, Chen Y. Improving the Robustness and Efficiency of PIM-Based Architecture by SW/HW Co-Design. In: Proceedings of the Asia and South Pacific Design Automation Conference, ASP-DAC. 2023. p. 618–23.
Chang CC, Pan J, Xie Z, Li Y, Lin Y, Hu J, et al. Fully Automated Machine Learning Model Development for Analog Placement Quality Prediction. In: Proceedings of the Asia and South Pacific Design Automation Conference, ASP-DAC. 2023. p. 58–63.
Hu S, Chen Y, Zhu Q, Colombo AW. Guest Editorial Machine Learning for Resilient Industrial Cyber-Physical Systems. IEEE Transactions on Automation Science and Engineering. 2023 Jan 1;20(1):3–4.
Xie Z, Pan J, Chang CC, Liang R, Barboza EC, Chen Y. Deep Learning for Routability. In: Machine Learning Applications in Electronic Design Automation. 2023. p. 35–61.
Linderman R, Zhang J, Inkawhich N, Li H, Chen Y. FINE-GRAIN INFERENCE ON OUT-OF-DISTRIBUTION DATA WITH HIERARCHICAL CLASSIFICATION. In: Proceedings of Machine Learning Research. 2023. p. 162–83.
Wu C, Yang X, Chen Y, Li M. Photonic Bayesian Neural Network Using Programmed Optical Noises. IEEE Journal of Selected Topics in Quantum Electronics. 2023 Jan 1;29(2).
Zheng Q, Li S, Wang Y, Li Z, Chen Y, Li HH. Accelerating Sparse Attention with a Reconfigurable Non-volatile Processing-In-Memory Architecture. In: Proceedings - Design Automation Conference. 2023.
Sun J, Xu Z, Yang D, Nath V, Li W, Zhao C, et al. Communication-Efficient Vertical Federated Learning with Limited Overlapping Samples. In: Proceedings of the IEEE International Conference on Computer Vision. 2023. p. 5180–9.
Zhang Q, Li S, Zhou G, Pan J, Chang CC, Chen Y, et al. PANDA: Architecture-Level Power Evaluation by Unifying Analytical and Machine Learning Solutions. In: IEEE/ACM International Conference on Computer-Aided Design, Digest of Technical Papers, ICCAD. 2023.
Zhang J, Muhamed A, Anantharaman A, Wang G, Chen C, Zhong K, et al. ReAugKD: Retrieval-Augmented Knowledge Distillation For Pre-trained Language Models. In: Proceedings of the Annual Meeting of the Association for Computational Linguistics. 2023. p. 1128–36.
Zhang T, Ma M, Yan F, Li H, Chen Y. : Joint Point Interaction-Dimension Search for 3D Point Cloud. In: Proceedings - 2023 IEEE Winter Conference on Applications of Computer Vision, WACV 2023. 2023. p. 1298–307.
Yang Y, Li H, Chen Y. Stable and Causal Inference for Discriminative Self-supervised Deep Visual Representations. In: Proceedings of the IEEE International Conference on Computer Vision. 2023. p. 16063–74.
Chen Y. 2023: The Golden Age of Semiconductors. IEEE Circuits and Systems Magazine. 2023 Jan 1;23(1):3.
Zhang J, Li A, Tang M, Sun J, Chen X, Zhang F, et al. Fed-CBS: A Heterogeneity-Aware Client Sampling Mechanism for Federated Learning via Class-Imbalance Reduction. In: Proceedings of Machine Learning Research. 2023. p. 41354–81.
Petri R, Zhang GL, Chen Y, Schlichtmann U, Li B. PowerPruning: Selecting Weights and Activations for Power-Efficient Neural Network Acceleration. In: Proceedings - Design Automation Conference. 2023.
Song L, Chen F, Li H, Chen Y. Refloat: Low-Cost Floating-Point Processing in ReRAM for Accelerating Iterative Linear Solvers. In: International Conference for High Performance Computing, Networking, Storage and Analysis, SC. 2023.
Sengupta P, Tyagi A, Chen Y, Hu J. Early Identification of Timing Critical RTL Components using ML based Path Delay Prediction. In: 2023 ACM/IEEE 5th Workshop on Machine Learning for CAD, MLCAD 2023. 2023.
Zhang J, Inkawhich N, Linderman R, Chen Y, Li H. Mixture Outlier Exposure: Towards Out-of-Distribution Detection in Fine-grained Environments. In: Proceedings - 2023 IEEE Winter Conference on Applications of Computer Vision, WACV 2023. 2023. p. 5520–9.
Zhang J, Wang H, Ravi GS, Chong FT, Han S, Mueller F, et al. DISQ: Dynamic Iteration Skipping for Variational Quantum Algorithms. In: Proceedings - 2023 IEEE International Conference on Quantum Computing and Engineering, QCE 2023. 2023. p. 1062–73.
Wolters C, Taylor B, Hanson E, Yang X, Schlichtmann U, Chen Y. Biologically Plausible Learning on Neuromorphic Hardware Architectures. In: Midwest Symposium on Circuits and Systems. 2023. p. 733–7.
Gopal B, Sridhar A, Zhang T, Chen Y. LISSNAS: Locality-based Iterative Search Space Shrinkage for Neural Architecture Search. In: IJCAI International Joint Conference on Artificial Intelligence. 2023. p. 773–81.
Kim B, Du Z, Sun J, Chen Y. Invited Paper: Towards the Efficiency, Heterogeneity, and Robustness of Edge AI. In: IEEE/ACM International Conference on Computer-Aided Design, Digest of Technical Papers, ICCAD. 2023.
Zhang L, Chen Y, Li A, Wang B, Li F, Cao J, et al. Interpreting Disparate Privacy-Utility Tradeoff in Adversarial Learning via Attribute Correlation. In: Proceedings - 2023 IEEE Winter Conference on Applications of Computer Vision, WACV 2023. 2023. p. 4690–8.
Du Z, Sun J, Li A, Chen PY, Zhang J, Li H, et al. Rethinking normalization methods in federated learning. In: DistributedML 2022 - Proceedings of the 3rd International Workshop on Distributed Machine Learning, Part of CoNEXT 2022. 2022. p. 16–22.
Liu F, Zhao W, Wang Z, Zhao Y, Yang T, Chen Y, et al. IVQ: In-Memory Acceleration of DNN Inference Exploiting Varied Quantization. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems. 2022 Dec 1;41(12):5313–26.
Zheng Q, Li X, Guan Y, Wang Z, Cai Y, Chen Y, et al. PIMulator-NN: An Event-Driven, Cross-Level Simulation Framework for Processing-In-Memory-Based Neural Network Accelerators. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems. 2022 Dec 1;41(12):5464–75.
Li T, Jing N, Jiang J, Wang Q, Mao Z, Chen Y. A Novel Architecture Design for Output Significance Aligned Flow with Adaptive Control in ReRAM-based Neural Network Accelerator. ACM Transactions on Design Automation of Electronic Systems. 2022 Nov 22;27(6).
Chen X, Li D, Chen Y, Xiong J. Boosting the sensing granularity of acoustic signals by exploiting hardware non-linearity. In: HotNets 2022 - Proceedings of the 2022 21st ACM Workshop on Hot Topics in Networks. 2022. p. 53–9.
Sun J, Li A, Duan L, Alam S, Deng X, Guo X, et al. FedSEA: A Semi-Asynchronous Federated Learning Framework for Extremely Heterogeneous Devices. In: SenSys 2022 - Proceedings of the 20th ACM Conference on Embedded Networked Sensor Systems. 2022. p. 106–19.
Xie Z, Liang R, Xu X, Hu J, Chang CC, Pan J, et al. Preplacement Net Length and Timing Estimation by Customized Graph Neural Network. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems. 2022 Nov 1;41(11):4667–80.
Chen Y, Qiu Q. Guest Editorial: IEEE TC Special Issue on Software, Hardware and Applications for Neuromorphic Computing. IEEE Transactions on Computers. 2022 Nov 1;71(11):2705–6.
Sengupta P, Tyagi A, Chen Y, Hu J. How good is your verilog RTL code? A quick answer from machine learning. In: IEEE/ACM International Conference on Computer-Aided Design, Digest of Technical Papers, ICCAD. 2022.
Pan J, Chang CC, Xie Z, Hu J, Chen Y. Robustify ML-based lithography hotspot detectors. In: IEEE/ACM International Conference on Computer-Aided Design, Digest of Technical Papers, ICCAD. 2022.
Xie Z, Li S, Ma M, Chang CC, Pan J, Chen Y, et al. DEEP: Developing extremely efficient runtime on-chip power meters. In: IEEE/ACM International Conference on Computer-Aided Design, Digest of Technical Papers, ICCAD. 2022.
Wang C, Feng D, Tong W, Liu J, Wu B, Chen Y. Space-Time-Efficient Modeling of Large-Scale 3-D Cross-Point Memory Arrays by Operation Adaption and Network Compaction. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems. 2022 Oct 1;41(10):3479–91.
Chandra V, Chen Y, Yoo S. Introduction to the Special Section on Energy-Efficient AI Chips. ACM Transactions on Design Automation of Electronic Systems. 2022 Sep 21;27(5).
Zhang J, Tang J, Chen Y, Liu J, Ye J, Wolf M, et al. The 5th Artificial Intelligence of Things (AIoT) Workshop. In: Proceedings of the ACM SIGKDD International Conference on Knowledge Discovery and Data Mining. 2022. p. 4912–3.
Pan J, Chang CC, Xie Z, Li A, Tang M, Zhang T, et al. Towards Collaborative Intelligence: Routability Estimation based on Decentralized Private Data. In: Proceedings - Design Automation Conference. 2022. p. 961–6.
Li Z, Zheng Q, Yan B, Huang R, Li B, Chen Y. ASTERS: Adaptable Threshold Spike-timing Neuromorphic Design with Twin-Column ReRAM Synapses. In: Proceedings - Design Automation Conference. 2022. p. 1099–104.
Yang H, Yang X, Gong NZ, Chen Y. HERO: Hessian-Enhanced Robust Optimization for Unifying and Improving Generalization and Quantization Performance. In: Proceedings - Design Automation Conference. 2022. p. 25–30.
Hanson E, Li S, Li HH, Chen Y. Cascading Structured Pruning: Enabling High Data Reuse for Sparse DNN Accelerators. In: Proceedings - International Symposium on Computer Architecture. 2022. p. 522–35.
Li T, Jing N, Mao Z, Chen Y. A Hybrid-Grained Remapping Defense Scheme Against Hard Failures for Row-Column-NVM. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems. 2022 Jun 1;41(6):1842–54.
Taylor B, Zheng Q, Li Z, Li S, Chen Y. Processing-in-Memory Technology for Machine Learning: From Basic to ASIC. IEEE Transactions on Circuits and Systems II: Express Briefs. 2022 Jun 1;69(6):2598–603.
Yang X, Taylor B, Wu A, Chen Y, Chua LO. Research Progress on Memristor: From Synapses to Computing Systems. IEEE Transactions on Circuits and Systems I: Regular Papers. 2022 May 1;69(5):1845–57.
Mao J, Yang Q, Li A, Nixon KW, Li H, Chen Y. Toward Efficient and Adaptive Design of Video Detection System with Deep Neural Networks. ACM Transactions on Embedded Computing Systems. 2022 May 1;21(3).
Chen Y, Wang Y. A survey of architectures of neural network accelerators. Scientia Sinica Informationis. 2022 Apr 1;52(4):596–611.
Chen Y, Reda S. ISLPED 2021: The 25th Anniversary!. In: IEEE Design and Test. 2022. p. 92–3.
Inkawhich M, Inkawhich N, Davis E, Li H, Chen Y. The Untapped Potential of Off-the-Shelf Convolutional Neural Networks. In: Proceedings - 2022 IEEE/CVF Winter Conference on Applications of Computer Vision, WACV 2022. 2022. p. 2907–16.
Fan H, Wang B, Zhou P, Li A, Xu Z, Fu C, et al. Reinforcement Learning-based Black-Box Evasion Attacks to Link Prediction in Dynamic Graphs. In: 2021 IEEE 23rd International Conference on High Performance Computing and Communications, 7th International Conference on Data Science and Systems, 19th International Conference on Smart City and 7th International Conference on Dependability in Sensor, Cloud and Big Data Systems and Applications, HPCC-DSS-SmartCity-DependSys 2021. 2022. p. 933–40.
Tang M, Ning X, Wang Y, Sun J, Li H, Chen Y. FedCor: Correlation-Based Active Client Selection Strategy for Heterogeneous Federated Learning. In: Proceedings of the IEEE Computer Society Conference on Computer Vision and Pattern Recognition. 2022. p. 10092–101.
Zhang J, Chen Y, Li H. Privacy Leakage of Adversarial Training Models in Federated Learning Systems. In: IEEE Computer Society Conference on Computer Vision and Pattern Recognition Workshops. 2022. p. 107–13.
Li B, Lv H, Wang Y, Chen Y. Security Threat to the Robustness of RRAM-based Neuromorphic Computing System. In: Proceedings - 2022 IEEE International Symposium on Smart Electronic Systems, iSES 2022. 2022. p. 267–71.
Inkawhich N, Zhang J, Davis EK, Luley R, Chen Y. Improving Out-of-Distribution Detection by Learning from the Deployment Environment. IEEE Journal of Selected Topics in Applied Earth Observations and Remote Sensing. 2022 Jan 1;15:2070–86.
Zhang J, Du Z, Sun J, Li A, Tang M, Wu Y, et al. Next Generation Federated Learning for Edge Devices: An Overview. In: Proceedings - 2022 IEEE 8th International Conference on Collaboration and Internet Computing, CIC 2022. 2022. p. 10–5.
Gao Z, Tang M, Li A, Chen Y. An Audio Frequency Unfolding Framework for Ultra-Low Sampling Rate Sensors. In: Proceedings - International Symposium on Quality Electronic Design, ISQED. 2022.
Yang X, Yang H, Zhang J, Li HH, Chen Y. On Building Efficient and Robust Neural Network Designs. In: Conference Record - Asilomar Conference on Signals, Systems and Computers. 2022. p. 317–21.
Chen Y, Mohomed I. Message from the Program Co-Chairs: SEC 2022. In: Proceedings - 2022 IEEE/ACM 7th Symposium on Edge Computing, SEC 2022. 2022. p. XV.
Gao Z, Li A, Li D, Liu J, Xiong J, Wang Y, et al. MOM: Microphone based 3D Orientation Measurement. In: Proceedings - 21st ACM/IEEE International Conference on Information Processing in Sensor Networks, IPSN 2022. 2022. p. 132–44.
Wu C, Yang X, Yu H, Peng R, Takeuchi I, Chen Y, et al. Harnessing optoelectronic noises in a photonic generative network. Science advances. 2022 Jan;8(3):eabm2956.
Zhang J, Chen Y, Chen J. Join-Chain Network: A Logical Reasoning View of the Multi-head Attention in Transformer. In: IEEE International Conference on Data Mining Workshops, ICDMW. 2022. p. 947–57.
Wang B, Li A, Pang M, Li H, Chen Y. GraphFL: A Federated Learning Framework for Semi-Supervised Node Classification on Graphs. In: Proceedings - IEEE International Conference on Data Mining, ICDM. 2022. p. 498–507.
Lin X, Pan J, Xu J, Chen Y, Zhuo C. Lithography Hotspot Detection via Heterogeneous Federated Learning with Local Adaptation. In: Proceedings of the Asia and South Pacific Design Automation Conference, ASP-DAC. 2022. p. 166–71.
Zhang Y, Chen Y, Mi Y. Editorial: Machine learning for computational neural modeling and data analyses. Frontiers in computational neuroscience. 2022 Jan;16:978192.
Cheng HP, Liang F, Li M, Cheng B, Yan F, Li H, et al. ScaleNAS: Multi-Path One-Shot NAS for Scale-Aware High-Resolution Representation. In: Proceedings of Machine Learning Research. 2022.
Chen C, Duan J, Chen Y, Zhang J, Tran SD, Xu Y, et al. Why do We Need Large Batchsizes in Contrastive Learning? A Gradient-Bias Perspective. In: Advances in Neural Information Processing Systems. 2022.
Yan B, Hsu JL, Yu PC, Lee CC, Zhang Y, Yue W, et al. A 1.041-Mb/mm²27.38-TOPS/W Signed-INT8 Dynamic-Logic-Based ADC-less SRAM Compute-in-Memory Macro in 28nm with Reconfigurable Bitwise Operation for AI and Embedded Applications. In: Digest of Technical Papers - IEEE International Solid-State Circuits Conference. 2022. p. 188–90.
Huang T, Chen Y, Zeng Z, Chua L. Editorial Special Issue for 50th Birthday of Memristor Theory and Application of Neuromorphic Computing Based on Memristor - Part II. IEEE Transactions on Circuits and Systems I: Regular Papers. 2021 Dec 1;68(12):4835–6.
Li A, Sun J, Zeng X, Zhang M, Li H, Chen Y. FedMask: Joint Computation and Communication-Efficient Personalized Federated Learning via Heterogeneous Masking. In: SenSys 2021 - Proceedings of the 2021 19th ACM Conference on Embedded Networked Sensor Systems. 2021. p. 42–55.
Huang T, Chen Y, Zeng Z, Chua L. Editorial Special Issue for 50th Birthday of Memristor Theory and Application of Neuromorphic Computing Based on Memristor - Part i. IEEE Transactions on Circuits and Systems I: Regular Papers. 2021 Nov 1;68(11):4417–8.
Wen S, Liu W, Yang Y, Zhou P, Guo Z, Yan Z, et al. Multilabel Image Classification via Feature/Label Co-Projection. IEEE Transactions on Systems, Man, and Cybernetics: Systems. 2021 Nov 1;51(11):7250–9.
Li S, Hanson E, Qian X, Li HH, Chen Y. ESCALATE: Boosting the efficiency of sparse CNN accelerator with kernel decomposition. In: Proceedings of the Annual International Symposium on Microarchitecture, MICRO. 2021. p. 992–1004.
Xie Z, Xu X, Walker M, Knebel J, Palaniswamy K, Hebert N, et al. APOLLO: An automated power modeling framework for runtime power introspection in high-volume commercial microprocessors. In: Proceedings of the Annual International Symposium on Microarchitecture, MICRO. 2021. p. 1–14.
Chen Y, Qiu Q, Lin Y. Introduction to the Special Issue on Hardware and Algorithms for Efficient Machine Learning-Part 2. ACM Journal on Emerging Technologies in Computing Systems. 2021 Oct 1;17(4).
Wang B, Guo J, Li A, Chen Y, Li H. Privacy-Preserving Representation Learning on Graphs: A Mutual Information Perspective. In: Proceedings of the ACM SIGKDD International Conference on Knowledge Discovery and Data Mining. 2021. p. 1667–76.
Yang C, Ding L, Chen Y, Li H. Defending against GAN-based DeepFake Attacks via Transformation-aware Adversarial Faces. In: Proceedings of the International Joint Conference on Neural Networks. 2021.
Mao J, Yang H, Li A, Li H, Chen Y. TPrune: Efficient Transformer Pruning for Mobile Devices. ACM Transactions on Cyber-Physical Systems. 2021 Jul 1;5(3).
Wen S, Dong M, Yang Y, Zhou P, Huang T, Chen Y. End-to-End Detection-Segmentation System for Face Labeling. IEEE Transactions on Emerging Topics in Computational Intelligence. 2021 Jun 1;5(3):457–67.
Chai X, Zhi X, Gan Z, Zhang Y, Chen Y, Fu J. Combining improved genetic algorithm and matrix semi-tensor product (STP) in color image encryption. Signal Processing. 2021 Jun 1;183.
Li A, Guo J, Yang H, Salim FD, Chen Y. DeepObfuscator: Obfuscating Intermediate Representations with Privacy-Preserving Adversarial Learning on Smartphones. In: IoTDI 2021 - Proceedings of the 2021 International Conference on Internet-of-Things Design and Implementation. 2021. p. 28–39.
Wu C, Yang X, Yu H, Takeuchi I, Chen Y, Li M. Optical Generative Adversarial Network based on Programmable Phase-change Photonics. In: 2021 Conference on Lasers and Electro-Optics, CLEO 2021 - Proceedings. 2021.
Chai X, Wu H, Gan Z, Han D, Zhang Y, Chen Y. An efficient approach for encrypting double color images into a visually meaningful cipher image using 2D compressive sensing. Information Sciences. 2021 May 1;556:305–40.
Rao J, Fan Z, Hong L, Cheng S, Huang Q, Zhao J, et al. An electroforming-free, analog interface-type memristor based on a SrFeOx epitaxial heterojunction for neuromorphic computing. Materials Today Physics. 2021 May 1;18.
Chen Y, Qiu Q, Lin Y. Introduction of Special Issue on Hardware and Algorithms for Efficient Machine LearningΓÇôPart 1. ACM Journal on Emerging Technologies in Computing Systems. 2021 Apr 5;17(2).
Wang C, Feng D, Tong W, Liu J, Wu B, Zhao W, et al. Improving Write Performance on Cross-Point RRAM Arrays by Leveraging Multidimensional Non-Uniformity of Cell Effective Voltage. IEEE Transactions on Computers. 2021 Apr 1;70(4):566–80.
Wang C, Feng D, Tong W, Hua Y, Liu J, Wu B, et al. Improving Multilevel Writes on Vertical 3-D Cross-Point Resistive Memory. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems. 2021 Apr 1;40(4):762–75.
Sun B, Cao Y, Guo Z, Yan Z, Wen S, Huang T, et al. Sliding Mode Stabilization of Memristive Neural Networks With Leakage Delays and Control Disturbance. IEEE transactions on neural networks and learning systems. 2021 Mar;32(3):1254–63.
Wen S, Wei H, Yang Y, Guo Z, Zeng Z, Huang T, et al. Memristive LSTM Network for Sentiment Analysis. IEEE Transactions on Systems, Man, and Cybernetics: Systems. 2021 Mar 1;51(3):1794–804.
Chen F, Song L, Li HH, Chen Y. RAISE: A Resistive Accelerator for Subject-Independent EEG Signal Classification. In: Proceedings -Design, Automation and Test in Europe, DATE. 2021. p. 340–3.
Chen F, Song L, Li H, Chen Y. Marvel: A Vertical Resistive Accelerator for Low-Power Deep Learning Inference in Monolithic 3D. In: Proceedings -Design, Automation and Test in Europe, DATE. 2021. p. 1240–5.
Liang F, Tian Z, Dong M, Cheng S, Sun L, Li H, et al. Efficient neural network using pointwise convolution kernels with linear phase constraint. Neurocomputing. 2021 Jan 29;423:572–9.
Xie Z, Liang R, Xu X, Hu J, Duan Y, Chen Y. Net2: A Graph Attention Network Method Customized for Pre-Placement Net Length Estimation. In: Proceedings of the Asia and South Pacific Design Automation Conference, ASP-DAC. 2021. p. 671–7.
Sun J, Li A, Wang B, Yang H, Li H, Chen Y. Soteria: Provable Defense against Privacy Leakage in Federated Learning from Representation Perspective. In: Proceedings of the IEEE Computer Society Conference on Computer Vision and Pattern Recognition. 2021. p. 9307–15.
Li A, Sun J, Wang B, Duan L, Li S, Chen Y, et al. LotteryFL: Empower Edge Intelligence with Personalized and Communication-Efficient Federated Learning. In: 6th ACM/IEEE Symposium on Edge Computing, SEC 2021. 2021. p. 68–79.
Sun J, Li A, DiValentin L, Hassanzadeh A, Chen Y, Li H. FL-WBC: Enhancing Robustness against Model Poisoning Attacks in Federated Learning from a Client Perspective. In: Advances in Neural Information Processing Systems. 2021. p. 12613–24.
Inkawhich N, Liang KJ, Zhang J, Yang H, Li H, Chen Y. Can Targeted Adversarial Examples Transfer When the Source and Target Models Have No Label Space Overlap? In: Proceedings of the IEEE International Conference on Computer Vision. 2021. p. 41–50.
Inkawhich NA, Davis EK, Inkawhich MJ, Majumder UK, Chen Y. Training SAR-ATR Models for Reliable Operation in Open-World Environments. IEEE Journal of Selected Topics in Applied Earth Observations and Remote Sensing. 2021 Jan 1;14:3954–66.
Pang M, Wang B, Cheung YM, Chen Y, Wen B. VD-GAN: A Unified Framework for Joint Prototype and Representation Learning from Contaminated Single Sample per Person. IEEE Transactions on Information Forensics and Security. 2021 Jan 1;16:2246–59.
Inkawhich N, Inkawhich MJ, Davis EK, Majumder UK, Tripp E, Capraro C, et al. Bridging a Gap in SAR-ATR: Training on Fully Synthetic and Testing on Measured Data. IEEE Journal of Selected Topics in Applied Earth Observations and Remote Sensing. 2021 Jan 1;14:2942–55.
Yeats E, Chen Y, Li H. Improving Gradient Regularization using Complex-Valued Neural Networks. In: Proceedings of Machine Learning Research. 2021. p. 11953–63.
Yang H, Duan L, Chen Y, Li H. BSQ: EXPLORING BIT-LEVEL SPARSITY FOR MIXED-PRECISION NEURAL NETWORK QUANTIZATION. In: ICLR 2021 - 9th International Conference on Learning Representations. 2021.
Chen Y. 2021: The Greatest Reset [From the Editor]. IEEE Circuits and Systems Magazine. 2021 Jan 1;21(1):4.
Wang Y, Zhu Z, Chen F, Ma M, Dai G, Li H, et al. REREC: In-ReRAM Acceleration with Access-Aware Mapping for Personalized Recommendation. In: IEEE/ACM International Conference on Computer-Aided Design, Digest of Technical Papers, ICCAD. 2021.
Gao Z, Li A, Gao Y, Li B, Wang Y, Chen Y. FedSwap: A Federated Learning based 5G Decentralized Dynamic Spectrum Access System. In: IEEE/ACM International Conference on Computer-Aided Design, Digest of Technical Papers, ICCAD. 2021.
Chang CC, Pan J, Zhang T, Xie Z, Hu J, Qi W, et al. Automatic Routability Predictor Development Using Neural Architecture Search. In: IEEE/ACM International Conference on Computer-Aided Design, Digest of Technical Papers, ICCAD. 2021.
Liu X, Mao M, Bi X, Li H, Chen Y. Exploring Applications of STT-RAM in GPU Architectures. IEEE Transactions on Circuits and Systems I: Regular Papers. 2021 Jan 1;68(1):238–49.
Gao Z, Li A, Gao Y, Wang Y, Chen Y. Hermes: Decentralized dynamic spectrum access system for massive devices deployment in 5g. In: International Conference on Embedded Wireless Systems and Networks. 2021.
Li A, Sun J, Li P, Pu Y, Li H, Chen Y. Hermes: An efficient federated learning framework for heterogeneous mobile clients. In: Proceedings of the Annual International Conference on Mobile Computing and Networking, MOBICOM. 2021. p. 420–36.
Chen Y, Li A, Yang H, Zhang T, Yang Y, Li H, et al. AI-Powered IoT System at the Edge. In: Proceedings - 2021 IEEE 3rd International Conference on Cognitive Machine Intelligence, CogMI 2021. 2021. p. 242–51.
Cheng HP, Zhang T, Zhang Y, Li S, Liang F, Yan F, et al. NASGEM: Neural Architecture Search via Graph Embedding Method. In: 35th AAAI Conference on Artificial Intelligence, AAAI 2021. 2021. p. 7090–8.
Fang L, Chen Y, Zhai G, Wang J, Wang R, Dong W. Preface. Vol. 13069 LNAI. 2021.
Zhao W, Feng D, Hua Y, Tong W, Liu J, Xu J, et al. MORE²: Morphable Encryption and Encoding for Secure NVM. In: IEEE/ACM International Conference on Computer-Aided Design, Digest of Technical Papers, ICCAD. 2021.
Wu C, Yang X, Yu H, Takeuchi I, Chen Y, Li M. Optical generative adversarial network based on programmable phase-change photonics. In: Optics InfoBase Conference Papers. 2021.
Pang M, Wang B, Ye M, Chen Y, Wen B. DISENTANGLING PROTOTYPE AND VARIATION FOR SINGLE SAMPLE FACE RECOGNITION. In: Proceedings - IEEE International Conference on Multimedia and Expo. 2021.
Fang L, Chen Y, Zhai G, Wang J, Wang R, Dong W. Preface. Vol. 13070 LNAI. 2021.
Zhang O, Ding C, Pereira T, Xiao R, Gadhoumi K, Meisel K, et al. Explainability Metrics of Deep Convolutional Networks for Photoplethysmography Quality Assessment. IEEE access : practical innovations, open solutions. 2021 Jan;9:29736–45.
Lan Y, Nixon KW, Guo Q, Zhang G, Xu Y, Li H, et al. FCDM: A Methodology Based on Sensor Pattern Noise Fingerprinting for Fast Confidence Detection to Adversarial Attacks. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems. 2020 Dec 1;39(12):4791–804.
Zheng Q, Li X, Wang Z, Sun G, Cai Y, Huang R, et al. MobiLattice: A Depth-wise DCNN Accelerator with Hybrid Digital/Analog Nonvolatile Processing-In-Memory Block. In: IEEE/ACM International Conference on Computer-Aided Design, Digest of Technical Papers, ICCAD. 2020.
Xie Z, Li H, Xu X, Hu J, Chen Y. Fast IR Drop Estimation with Machine Learning : Invited Paper. In: IEEE/ACM International Conference on Computer-Aided Design, Digest of Technical Papers, ICCAD. 2020.
Yang X, Yan B, Li H, Chen Y. ReTransformer: ReRAM-based Processing-in-Memory Architecture for Transformer Acceleration. In: IEEE/ACM International Conference on Computer-Aided Design, Digest of Technical Papers, ICCAD. 2020.
Liang R, Xie Z, Jung J, Chauha V, Chen Y, Hu J, et al. Routing-Free Crosstalk Prediction. In: IEEE/ACM International Conference on Computer-Aided Design, Digest of Technical Papers, ICCAD. 2020.
Li B, Wang Y, Chen Y. HitM: High-Throughput ReRAM-based PIM for Multi-Modal Neural Networks. In: IEEE/ACM International Conference on Computer-Aided Design, Digest of Technical Papers, ICCAD. 2020.
Chai X, Bi J, Gan Z, Liu X, Zhang Y, Chen Y. Color image compression and encryption scheme based on compressive sensing and double random encryption strategy. Signal Processing. 2020 Nov 1;176.
Li A, Wu C, Chen Y, Ni B. MVStylizer: An efficient edge-assisted video photorealistic style transfer system for mobile phones. In: Proceedings of the International Symposium on Mobile Ad Hoc Networking and Computing (MobiHoc). 2020. p. 31–40.
Zhu J, Sun G, Zhang X, Zhang C, Zhang W, Liang Y, et al. Fork Path: Batching ORAM Requests to Remove Redundant Memory Accesses. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems. 2020 Oct 1;39(10):2279–92.
Feng D, Xu J, Hua Y, Tong W, Liu J, Li C, et al. A Low-Overhead Encoding Scheme to Extend the Lifetime of Nonvolatile Memories. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems. 2020 Oct 1;39(10):2516–29.
Yang C, Liu B, Li H, Chen Y, Barnell M, Wu Q, et al. Thwarting Replication Attack against Memristor-Based Neuromorphic Computing System. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems. 2020 Oct 1;39(10):2192–205.
Wang S, Cao Y, Wen S, Guo Z, Huang T, Chen Y. Projective Synchroniztion of Neural Networks via Continuous/Periodic Event-Based Sampling Algorithms. IEEE Transactions on Network Science and Engineering. 2020 Oct 1;7(4):2746–54.
Chen L, He Z, Li C, Wen S, Chen Y. Revisiting memristor properties. International Journal of Bifurcation and Chaos. 2020 Sep 30;30(12).
Gan Z, Chai X, Zhang J, Zhang Y, Chen Y. An effective image compression–encryption scheme based on compressive sensing (CS) and game of life (GOL). Neural Computing and Applications. 2020 Sep 1;32(17):14113–41.
Chen Y, Fan D, Wang Y, Yamashita S. Editorial for the special issue on disruptive computing technologies. CCF Transactions on High Performance Computing. 2020 Sep 1;2(3):209–10.
Xie X, Wen S, Yan Z, Huang T, Chen Y. Designing pulse-coupled neural networks with spike-synchronization-dependent plasticity rule: image segmentation and memristor circuit application. Neural Computing and Applications. 2020 Sep 1;32(17):13441–52.
Wen W, Yan F, Chen Y, Li H. AutoGrow: Automatic Layer Growing in Deep Convolutional Networks. In: Proceedings of the ACM SIGKDD International Conference on Knowledge Discovery and Data Mining. 2020. p. 833–41.
Li A, Duan Y, Yang H, Chen Y, Yang J. TIPRDC: Task-Independent Privacy-Respecting Data Crowdsourcing Framework for Deep Learning with Anonymized Intermediate Representations. In: Proceedings of the ACM SIGKDD International Conference on Knowledge Discovery and Data Mining. 2020. p. 824–32.
Guo Q, Ye J, Chen Y, Hu Y, Lan Y, Zhang G, et al. INOR—An Intelligent noise reduction method to defend against adversarial audio examples. Neurocomputing. 2020 Aug 11;401:160–72.
Yan B, Li Z, Taylor B, Li H, Chen Y. Neuromorphic Computing Systems with Emerging Nonvolatile Memories: A Circuits and Systems Perspective. In: 2020 International Symposium on VLSI Technology, Systems and Applications, VLSI-TSA 2020. 2020. p. 122–3.
Yan Z, Chen J, Hu R, Huang T, Chen Y, Wen S. Training memristor-based multilayer neuromorphic networks with SGD, momentum and adaptive learning rates. Neural networks : the official journal of the International Neural Network Society. 2020 Aug;128:142–9.
Wen S, Wei H, Yan Z, Guo Z, Yang Y, Huang T, et al. Memristor-Based Design of Sparse Compact Convolutional Neural Network. IEEE Transactions on Network Science and Engineering. 2020 Jul 1;7(3):1431–40.
Dai P, Yang J, Ye X, Cheng X, Luo J, Song L, et al. SparseTrain: Exploiting dataflow sparsity for efficient convolutional neural networks training. In: Proceedings - Design Automation Conference. 2020.
Zheng Q, Wang Z, Feng Z, Yan B, Cai Y, Huang R, et al. Lattice: An ADC/DAC-less ReRAM-based processing-in-memory architecture for accelerating deep convolution neural networks. In: Proceedings - Design Automation Conference. 2020.
Yang H, Tang M, Wen W, Yan F, Hu D, Li A, et al. Learning low-rank deep neural networks via singular vector orthogonality regularization and singular value sparsification. In: IEEE Computer Society Conference on Computer Vision and Pattern Recognition Workshops. 2020. p. 2899–908.
Chai X, Wu H, Gan Z, Zhang Y, Chen Y. Hiding cipher-images generated by 2-D compressive sensing with a multi-embedding strategy. Signal Processing. 2020 Jun 1;171.
Chai X, Zheng X, Gan Z, Chen Y. Exploiting plaintext-related mechanism for secure color image encryption. Neural Computing and Applications. 2020 Jun 1;32(12):8065–88.
Wang S, Cao Y, Huang T, Chen Y, Wen S. Event-triggered distributed control for synchronization of multiple memristive neural networks under cyber-physical attacks. Information Sciences. 2020 May 1;518:361–75.
Challapalle N, Rampalli S, Song L, Chandramoorthy N, Swaminathan K, Sampson J, et al. GaaS-X: Graph Analytics Accelerator Supporting Sparse Data Representation using Crossbar Architectures. In: Proceedings - International Symposium on Computer Architecture. 2020. p. 433–45.
Zhang J, Huang J, Deisher M, Li H, Chen Y. Structural sparsification for far-field speaker recognition with intel R GNA. In: ICASSP, IEEE International Conference on Acoustics, Speech and Signal Processing - Proceedings. 2020. p. 3037–41.
Chai X, Fu X, Gan Z, Zhang Y, Lu Y, Chen Y. An efficient chaos-based image compression and encryption scheme using block compressive sensing and elementary cellular automata. Neural Computing and Applications. 2020 May 1;32(9):4961–88.
Inkawhich N, Davis E, Majumder U, Capraro C, Chen Y. Advanced techniques for robust SAR ATR: Mitigating noise and phase errors. In: 2020 IEEE International Radar Conference, RADAR 2020. 2020. p. 844–9.
Jia X, Yang J, Dai P, Liu R, Chen Y, Zhao W. SPINBIS: Spintronics-based Bayesian inference system with stochastic computing. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems. 2020 Apr 1;39(4):789–802.
Zhang G, Li B, Wu J, Wang R, Lan Y, Sun L, et al. A low-cost and high-speed hardware implementation of spiking neural network. Neurocomputing. 2020 Mar 21;382:106–15.
Sun B, Wen S, Wang S, Huang T, Chen Y, Li P. Quantized synchronization of memristive neural networks with time-varying delays via super-twisting algorithm. Neurocomputing. 2020 Mar 7;380:133–40.
Wang Y, Chen F, Song L, Richard Shi CJ, Li HH, Chen Y. ReBoc: Accelerating Block-Circulant Neural Networks in ReRAM. In: Proceedings of the 2020 Design, Automation and Test in Europe Conference and Exhibition, DATE 2020. 2020. p. 1472–7.
Chen Y, Xie Y, Song L, Chen F, Tang T. A Survey of Accelerator Architectures for Deep Neural Networks. Engineering. 2020 Mar 1;6(3):264–74.
Song L, Chen F, Zhuo Y, Qian X, Li H, Chen Y. AccPar: Tensor partitioning for heterogeneous deep learning accelerators. In: Proceedings - 2020 IEEE International Symposium on High Performance Computer Architecture, HPCA 2020. 2020. p. 342–55.
Wen W, Liu H, Chen Y, Li H, Bender G, Kindermans PJ. Neural Predictor for Neural Architecture Search. In: Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics). 2020. p. 660–76.
Taylor B, Li Z, Yan B, Li H, Chen Y. Highly efficient neuromorphic computing systems with emerging nonvolatile memories. In: Proceedings of SPIE - The International Society for Optical Engineering. 2020.
Inkawhich N, Liang KJ, Carin L, Chen Y. TRANSFERABLE PERTURBATIONS OF DEEP FEATURE DISTRIBUTIONS. In: 8th International Conference on Learning Representations, ICLR 2020. 2020.
Li A, Yang H, Chen Y. Task-Agnostic Privacy-Preserving Representation Learning via Federated Learning. In: Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics). 2020. p. 51–65.
Yang C, Li H, Chen Y, Hu J. Enhancing Generalization of Wafer Defect Detection by Data Discrepancy-aware Preprocessing and Contrast-varied Augmentation. In: Proceedings of the Asia and South Pacific Design Automation Conference, ASP-DAC. 2020. p. 145–50.
Chai X, Wu H, Gan Z, Zhang Y, Chen Y, Nixon KW. An efficient visually meaningful image compression and encryption scheme based on compressive sensing and dynamic LSB embedding. Optics and Lasers in Engineering. 2020 Jan 1;124.
Li S, Hanson E, Li H, Chen Y. PENNI: Pruned kernel sharing for efficient cnn inference. In: 37th International Conference on Machine Learning, ICML 2020. 2020. p. 5819–29.
Xie Z, Fang GQ, Huang YH, Ren H, Zhang Y, Khailany B, et al. FIST: A Feature-Importance Sampling and Tree-Based Method for Automatic Design Flow Parameter Tuning. In: Proceedings of the Asia and South Pacific Design Automation Conference, ASP-DAC. 2020. p. 19–25.
Zhang T, Cheng HP, Li Z, Yan F, Huang C, Li H, et al. AutoShrink: A topology-aware NAS for discovering efficient neural architecture. In: AAAI 2020 - 34th AAAI Conference on Artificial Intelligence. 2020. p. 6829–36.
Ye X, Dai P, Luo J, Guo X, Qi Y, Yang J, et al. Accelerating CNN Training by Pruning Activation Gradients. In: Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics). 2020. p. 322–38.
Inkawhich M, Chen Y, Li H. Snooping attacks on deep reinforcement learning. In: Proceedings of the International Joint Conference on Autonomous Agents and Multiagent Systems, AAMAS. 2020. p. 557–65.
Xie Z, Ren H, Khailany B, Sheng Y, Santosh S, Hu J, et al. PowerNet: Transferable Dynamic IR Drop Estimation via Maximum Convolutional Neural Network. In: Proceedings of the Asia and South Pacific Design Automation Conference, ASP-DAC. 2020. p. 13–8.
Chen F, Song L, Li HH, Chen Y. PARC: A Processing-in-CAM Architecture for Genomic Long Read Pairwise Alignment using ReRAM. In: Proceedings of the Asia and South Pacific Design Automation Conference, ASP-DAC. 2020. p. 175–80.
Ho TY, Tan S, Chen Y. Message from the Technical Program Committee. In: Proceedings of the Asia and South Pacific Design Automation Conference, ASP-DAC. 2020. p. 2.
Xu Y, Li Y, Zhang S, Wen W, Wang B, Qi Y, et al. TRP: Trained rank pruning for efficient deep neural networks. In: IJCAI International Joint Conference on Artificial Intelligence. 2020. p. 977–83.
Wang S, Cao Y, Huang T, Chen Y, Li P, Wen S. Sliding mode control of neural networks via continuous or periodic sampling event-triggering algorithm. Neural networks : the official journal of the International Neural Network Society. 2020 Jan;121:140–7.
Inkawhich N, Liang KJ, Wang B, Inkawhich M, Carin L, Chen Y. Perturbing across the feature hierarchy to improve standard and strict blackbox attack transferability. In: Advances in Neural Information Processing Systems. 2020.
Chen Y. 2020: Looking Forward to the Next Decade [From the Editor]. IEEE Circuits and Systems Magazine. 2020 Jan 1;20(1):3.
Song L, Chen F, Chen Y, Li HH. Parallelism in Deep Learning Accelerators. In: Proceedings of the Asia and South Pacific Design Automation Conference, ASP-DAC. 2020. p. 645–50.
Song L, Wu Y, Qian X, Li H, Chen Y. ReBNN: in-situ acceleration of binarized neural networks in ReRAM using complementary resistive cell. CCF Transactions on High Performance Computing. 2019 Dec 1;1(3–4):196–208.
Yan B, Liu M, Chen Y, Chakrabarty K, Li H. On Designing Efficient and Reliable Nonvolatile Memory-Based Computing-In-Memory Accelerators. In: Technical Digest - International Electron Devices Meeting, IEDM. 2019.
Xu Y, Li Y, Zhang S, Wen W, Wang B, Dai W, et al. Trained Rank Pruning for Efficient Deep Neural Networks. In: Proceedings - 5th Workshop on Energy Efficient Machine Learning and Cognitive Computing, EMC2-NIPS 2019. 2019. p. 14–7.
Sangvai DG, Viera AJ. Preface. Vol. 46. 2019.
Li B, Mao M, Liu X, Liu T, Liu Z, Wen W, et al. Thread batching for high-performance energy-efficient GPU memory design. ACM Journal on Emerging Technologies in Computing Systems. 2019 Dec 1;15(4).
Li A, Wu C, Chen Y, Ni B. An efficient mobile-edge collaborative system for video photorealistic style transfer. In: Proceedings of the 4th ACM/IEEE Symposium on Edge Computing, SEC 2019. 2019. p. 344–5.
Li A, Wu C, Chen Y, Ni B. Poster abstract: An efficient edge-assisted mobile system for video photorealistic style transfer. In: Proceedings of the 4th ACM/IEEE Symposium on Edge Computing, SEC 2019. 2019. p. 332–3.
Gan ZH, Chai XL, Han DJ, Chen YR. A chaotic image encryption algorithm based on 3-D bit-plane permutation. Neural Computing and Applications. 2019 Nov 1;31(11):7111–30.
Chaudhuri A, Yan B, Chen Y, Chakrabarty K. Hardware fault tolerance for binary RRAM crossbars. In: Proceedings - International Test Conference. 2019.
Chen F, Wen W, Song L, Zhang J, Li HH, Chen Y. How to obtain and run light and efficient deep learning networks. In: IEEE/ACM International Conference on Computer-Aided Design, Digest of Technical Papers, ICCAD. 2019.
Wu C, Li A, Li B, Chen Y. Efficiently Learning a Robust Self-Driving Model with Neuron Coverage Aware Adaptive Filter Reuse. In: IEEE Workshop on Signal Processing Systems, SiPS: Design and Implementation. 2019. p. 109–14.
Cheng HP, Zhang T, Yang Y, Yan F, Teague H, Chen Y, et al. MSNet: Structural wired neural architecture search for internet of things. In: Proceedings - 2019 International Conference on Computer Vision Workshop, ICCVW 2019. 2019. p. 2033–6.
Wen W, Chen Y, Mohanty SP. Message from the General Chairs. In: Proceedings of IEEE Computer Society Annual Symposium on VLSI, ISVLSI. 2019. p. xx.
Mao J, Yang Q, Li A, Li H, Chen Y. MobiEye: An efficient cloud-based video detection system for real-time mobile applications. In: Proceedings - Design Automation Conference. 2019.
Xu J, Feng D, Hua Y, Tong W, Liu J, Li C, et al. Adaptive granularity encoding for energy-efficient non-volatile main memory. In: Proceedings - Design Automation Conference. 2019.
Liu R, Yang J, Chen Y, Zhao W. ESLAM: An energy-efficient accelerator for real-time ORB-SLAM on FPGA platform. In: Proceedings - Design Automation Conference. 2019.
Barboza EC, Shukla N, Chen Y, Hu J. Machine learning-based pre-routing timing prediction with reduced pessimism. In: Proceedings - Design Automation Conference. 2019.
Chen F, Song L, Li HH, Chen Y. ZARA: A novel zero-free dataflow accelerator for generative adversarial networks in 3D ReRAM. In: Proceedings - Design Automation Conference. 2019.
Inkawhich N, Wen W, Li HH, Chen Y. Feature space perturbations yield more transferable adversarial examples. In: Proceedings of the IEEE Computer Society Conference on Computer Vision and Pattern Recognition. 2019. p. 7059–67.
Yan B, Yang Q, Chen WH, Chang KT, Su JW, Hsu CH, et al. RRAM-based Spiking Nonvolatile Computing-In-Memory Processing Engine with Precision-Configurable in Situ Nonlinear Activation. In: Digest of Technical Papers - Symposium on VLSI Technology. 2019. p. T86–7.
Alyamkin S, Ardi M, Berg AC, Brighton A, Chen B, Chen Y, et al. Low-Power Computer Vision: Status, Challenges, and Opportunities. IEEE Journal on Emerging and Selected Topics in Circuits and Systems. 2019 Jun 1;9(2):411–21.
Huang YH, Xie Z, Fang GQ, Yu TC, Ren H, Fang SY, et al. Routability-Driven Macro Placement with Embedded CNN-Based Prediction Model. In: Proceedings of the 2019 Design, Automation and Test in Europe Conference and Exhibition, DATE 2019. 2019. p. 180–5.
Fan Z, Li Z, Li B, Chen Y, Li HH. RED: A ReRAM-based Deconvolution Accelerator. In: Proceedings of the 2019 Design, Automation and Test in Europe Conference and Exhibition, DATE 2019. 2019. p. 1763–8.
Zhang J, Wen W, Deisher M, Cheng HP, Li H, Chen Y. Learning Efficient Sparse Structures in Speech Recognition. In: ICASSP, IEEE International Conference on Acoustics, Speech and Signal Processing - Proceedings. 2019. p. 2717–21.
Song L, Mao J, Zhuo Y, Qian X, Li H, Chen Y. HyPar: Towards hybrid parallelism for deep learning accelerator array. In: Proceedings - 25th IEEE International Symposium on High Performance Computer Architecture, HPCA 2019. 2019. p. 56–68.
Ardi M, Berg AC, Chen B, Chen YK, Chen Y, Kang D, et al. Special Session: 2018 Low-Power Image Recognition Challenge and beyond. In: Proceedings 2019 IEEE International Conference on Artificial Intelligence Circuits and Systems, AICAS 2019. 2019. p. 154–7.
Guo X, Huang Y, Cheng HP, Li B, Wen W, Ma S, et al. Exploration of Automatic Mixed-Precision Search for Deep Neural Networks. In: Proceedings 2019 IEEE International Conference on Artificial Intelligence Circuits and Systems, AICAS 2019. 2019. p. 276–8.
Chai X, Fu X, Gan Z, Lu Y, Chen Y. A color image cryptosystem based on dynamic DNA encryption and chaos. Signal Processing. 2019 Feb 1;155:44–62.
Li S, Xiao N, Wang P, Sun G, Wang X, Chen Y, et al. RC-NVM: Dual-Addressing Non-Volatile Memory Architecture Supporting Both Row and Column Memory Accesses. IEEE Transactions on Computers. 2019 Feb 1;68(2):239–54.
Min C, Mao J, Li H, Chen Y. NeuralHMC: An efficient HMC-based accelerator for deep neural networks. In: Proceedings of the Asia and South Pacific Design Automation Conference, ASP-DAC. 2019. p. 432–7.
Cheng HP, Wu Q, Shen J, Li H, Yang H, Chen Y. AdverQuil: An efficient adversarial detection and alleviation technique for black-box neuromorphic computing systems. In: Proceedings of the Asia and South Pacific Design Automation Conference, ASP-DAC. 2019. p. 557–62.
Chai X, Gan Z, Yuan K, Chen Y, Liu X. A novel image encryption scheme based on DNA sequence operations and chaotic systems. Neural Computing and Applications. 2019 Jan 18;31(1):219–37.
Zheng Q, Kang J, Wang Z, Cai Y, Huang R, Li B, et al. Enhance the robustness to time dependent variability of ReRAM-based neuromorphic computing systems with regularization and 2R synapse. In: Proceedings - IEEE International Symposium on Circuits and Systems. 2019.
Hassan AM, Liu C, Yang C, Helen Li H, Chen Y. Designing neuromorphic computing systems with memristor devices. In: Handbook of Memristor Networks. 2019. p. 469–94.
Yang J, Wang X, Zhou Q, Wang Z, Li H, Chen Y, et al. Exploiting spin-orbit torque devices as reconfigurable logic for circuit obfuscation. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems. 2019 Jan 1;38(1):57–69.
Zhou Y, Hu X, Wang L, Duan S, Chen Y. Markov Chain Based Efficient Defense Against Adversarial Examples in Computer Vision. IEEE Access. 2019 Jan 1;7:5695–706.
Yang H, Zhang J, Cheng HP, Wang W, Chen Y, Li H. Bamboo: Ball-shape data augmentation against adversarial attacks from all directions. In: CEUR Workshop Proceedings. 2019.
Yang C, Qiao X, Chen Y. Neuromorphic computing systems: From CMOS to emerging nonvolatile memory. IPSJ Transactions on System LSI Design Methodology. 2019 Jan 1;12:53–64.
Liu X, Yang H, Liu Z, Song L, Li H, Chen Y. DPatch: An adversarial patch attack on object detectors. In: CEUR Workshop Proceedings. 2019.
Chen Y. Reshaping Future Computing Systems with Emerging Nonvolatile Memory Technologies. IEEE Micro. 2019 Jan 1;39(1):54–7.
Park J, Li H, Li S, Wen W, Chen Y, Tang PTP, et al. Faster cnns with direct sparse convolutions and guided pruning. In: 5th International Conference on Learning Representations, ICLR 2017 - Conference Track Proceedings. 2019.
Cheng HP, Yu P, Hu H, Zawad S, Yan F, Li S, et al. Towards decentralized deep learning with differential privacy. In: Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics). 2019. p. 130–45.
Fu W, Yang J, Dai P, Chen Y, Zhao W. A Scalable Pipelined Dataflow Accelerator for Object Region Proposals on FPGA Platform. In: Proceedings - 2018 International Conference on Field-Programmable Technology, FPT 2018. 2018. p. 349–52.
Chang N, Faruque MA, Shao Z, Xue CJ, Chen Y, Baek D. Survey of low-power electric vehicles: A design automation perspective. IEEE Design and Test. 2018 Dec 1;35(6):44–70.
Xie Z, Huang YH, Fang GQ, Ren H, Fang SY, Chen Y, et al. RouteNet: Routability prediction for mixed-size designs using convolutional neural network. In: IEEE/ACM International Conference on Computer-Aided Design, Digest of Technical Papers, ICCAD. 2018.
Nixon KW, Mao J, Shen J, Yang H, Li HH, Chen Y. SPN dash: Fast detection of adversarial attacks on mobile via sensor pattern noise fingerprinting. In: IEEE/ACM International Conference on Computer-Aided Design, Digest of Technical Papers, ICCAD. 2018.
Liu Z, Mao M, Liu T, Wang X, Wen W, Chen Y, et al. TriZone: A Design of MLC STT-RAM Cache for Combined Performance, Energy, and Reliability Optimizations. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems. 2018 Oct 1;37(10):1985–98.
Song C, Cheng HP, Yang H, Li S, Wu C, Wu Q, et al. MAT: A multi-strength adversarial training method to mitigate adversarial attacks. In: Proceedings of IEEE Computer Society Annual Symposium on VLSI, ISVLSI. 2018. p. 476–81.
Chai X, Zheng X, Gan Z, Han D, Chen Y. An image encryption algorithm based on chaotic system and compressive sensing. Signal Processing. 2018 Jul 1;148:124–44.
Hassan AM, Khalaf AF, Sayed KS, Li HH, Chen Y. Real-Time Cardiac Arrhythmia Classification Using Memristor Neuromorphic Computing System. In: Annual International Conference of the IEEE Engineering in Medicine and Biology Society IEEE Engineering in Medicine and Biology Society Annual International Conference. 2018. p. 2567–70.
Chen L, Li C, Chen Y. A Forgetting Memristive Spiking Neural Network for Pavlov Experiment. International Journal of Bifurcation and Chaos. 2018 Jun 15;28(6).
Yan B, Chen Y, Li H. Challenges of memristor based neuromorphic computing system. Science China Information Sciences. 2018 Jun 1;61(6).
Bayram I, Chen Y. NV-TCAM: Alternative designs with NVM devices. Integration. 2018 Jun 1;62:114–22.
Lu YH, Berg AC, Chen Y. Low-Power image recognition challenge. AI Magazine. 2018 Jun 1;39(2):87–8.
Yu S, Liu C, Wen W, Chen Y. Special session on reliability and vulnerability of neuromorphic computing systems. In: Proceedings of the IEEE VLSI Test Symposium. 2018. p. 1.
Wang D, Ma L, Zhang M, An J, Li HH, Chen Y. Shift-Optimized Energy-Efficient Racetrack-Based Main Memory. Journal of Circuits, Systems and Computers. 2018 May 1;27(5).
Li B, Chen F, Kang W, Zhao W, Chen Y, Li H. Design and Data Management for Magnetic Racetrack Memory. In: Proceedings - IEEE International Symposium on Circuits and Systems. 2018.
Jiang H, Yamada K, Ren Z, Kwok T, Luo F, Yang Q, et al. Pulse-Width Modulation based Dot-Product Engine for Neuromorphic Computing System using Memristor Crossbar Array. In: Proceedings - IEEE International Symposium on Circuits and Systems. 2018.
Yan B, Chen F, Zhang Y, Song C, Li H, Chen Y. Exploring the opportunity of implementing neuromorphic computing systems with spintronic devices. In: Proceedings of the 2018 Design, Automation and Test in Europe Conference and Exhibition, DATE 2018. 2018. p. 109–12.
Li B, Song L, Chen F, Qian X, Chen Y, Li H. ReRAM-based accelerator for deep learning. In: Proceedings of the 2018 Design, Automation and Test in Europe Conference and Exhibition, DATE 2018. 2018. p. 815–20.
Ji H, Song L, Jiang L, Li HH, Chen Y. Recom: An efficient resistive accelerator for compressed deep neural networks. In: Proceedings of the 2018 Design, Automation and Test in Europe Conference and Exhibition, DATE 2018. 2018. p. 237–40.
Gauen K, Dailey R, Lu YH, Park E, Liu W, Berg AC, et al. Three years of low-power image recognition challenge: Introduction to special session. In: Proceedings of the 2018 Design, Automation and Test in Europe Conference and Exhibition, DATE 2018. 2018. p. 700–3.
Zhang L, Song W, Yang JJ, Li H, Chen Y. A compact model for selectors based on metal doped electrolyte. Applied Physics A: Materials Science and Processing. 2018 Apr 1;124(4).
Wang P, Li S, Sun G, Wang X, Chen Y, Li H, et al. RC-NVM: Enabling Symmetric Row and Column Memory Accesses for In-memory Databases. In: Proceedings - International Symposium on High-Performance Computer Architecture. 2018. p. 518–30.
Song L, Zhuo Y, Qian X, Li H, Chen Y. GraphR: Accelerating Graph Processing Using ReRAM. In: Proceedings - International Symposium on High-Performance Computer Architecture. 2018. p. 531–43.
Chen Y, Li H, Wu C, Song C, Li S, Min C, et al. Neuromorphic computing's yesterday, today, and tomorrow – an evolutional view. Integration. 2018 Mar 1;61:49–61.
Chen F, Li Z, Kang W, Zhao W, Li H, Chen Y. Process variation aware data management for magnetic skyrmions racetrack memory. In: Proceedings of the Asia and South Pacific Design Automation Conference, ASP-DAC. 2018. p. 221–6.
Li B, Wen W, Mao J, Li S, Chen Y, Li HH. Running sparse and low-precision neural network: When algorithm meets hardware. In: Proceedings of the Asia and South Pacific Design Automation Conference, ASP-DAC. 2018. p. 534–9.
Eken E, Bayram I, Li HH, Chen Y. Modeling of biaxial magnetic tunneling junction for multi-level cell STT-RAM realization. In: Proceedings of the Asia and South Pacific Design Automation Conference, ASP-DAC. 2018. p. 375–80.
Chen F, Song L, Chen Y. ReGAN: A pipelined ReRAM-based accelerator for generative adversarial networks. In: Proceedings of the Asia and South Pacific Design Automation Conference, ASP-DAC. 2018. p. 178–83.
Jia X, Yang J, Wang Z, Chen Y, Li HH, Zhao W. Spintronics based stochastic computing for efficient Bayesian inference system. In: Proceedings of the Asia and South Pacific Design Automation Conference, ASP-DAC. 2018. p. 580–5.
Liu X, Wen W, Qian X, Li H, Chen Y. Neu-NoC: A high-efficient interconnection network for accelerated neuromorphic systems. In: Proceedings of the Asia and South Pacific Design Automation Conference, ASP-DAC. 2018. p. 141–6.
Yan B, Liu C, Liu X, Chen Y, Li H. Understanding the trade-offs of device, circuit and application in ReRAM-based neuromorphic computing systems. In: Technical Digest - International Electron Devices Meeting, IEDM. 2018. p. 11.4.1-11.4.4.
Dong C, Chen Y, Zeng B. Generalized inverse optimization through online learning. In: Advances in Neural Information Processing Systems. 2018. p. 86–95.
Wen W, Chen Y, Li H, He Y, Rajbhandari S, Zhang M, et al. Learning intrinsic sparse structures within long short-term memory. In: 6th International Conference on Learning Representations, ICLR 2018 - Conference Track Proceedings. 2018.
Wen W, Chen Y, Li H, He Y, Rajbhandari S, Zhang M, et al. Learning intrinsic sparse structures within long short-term memory. In: 6th International Conference on Learning Representations, ICLR 2018 - Conference Track Proceedings. 2018.
Wen W, Xu C, Wu C, Wang Y, Chen Y, Li H. Coordinating Filters for Faster Deep Neural Networks. In: Proceedings of the IEEE International Conference on Computer Vision. 2017. p. 658–66.
Broyde L, Nixon K, Chen X, Li H, Chen Y. MobiCore: An adaptive hybrid approach for power-efficient CPU management on Android devices. In: International System on Chip Conference. 2017. p. 221–6.
Chen L, Liu Z, Li C, Wu J, Chen J, Chen Y. Behaviors of multi-dimensional forgetting memristor models. In: Proceedings IECON 2017 - 43rd Annual Conference of the IEEE Industrial Electronics Society. 2017. p. 7417–21.
Chen WH, Chen Y. An ensemble approach to activity recognition based on binary sensor readings. In: 2017 IEEE 19th International Conference on e-Health Networking, Applications and Services, Healthcom 2017. 2017. p. 1–5.
Yan B, Yang J, Wu Q, Chen Y, Li H. A closed-loop design to enhance weight stability of memristor based neural network chips. In: IEEE/ACM International Conference on Computer-Aided Design, Digest of Technical Papers, ICCAD. 2017. p. 541–8.
Mao J, Qin Z, Xu Z, Nixon KW, Chen X, Li H, et al. AdaLearner: An adaptive distributed mobile learning system for neural networks. In: IEEE/ACM International Conference on Computer-Aided Design, Digest of Technical Papers, ICCAD. 2017. p. 291–6.
Qin Z, Xu Z, Dong Q, Chen Y, Chen X. VoCaM: Visualization oriented convolutional neural network acceleration on mobile system: Invited paper. In: IEEE/ACM International Conference on Computer-Aided Design, Digest of Technical Papers, ICCAD. 2017. p. 835–40.
Mao J, Yang Z, Wen W, Wu C, Song L, Nixon KW, et al. MeDNN: A distributed mobile system with enhanced partition and deployment for large-scale DNNs. In: IEEE/ACM International Conference on Computer-Aided Design, Digest of Technical Papers, ICCAD. 2017. p. 751–6.
Wu C, Wen W, Afzal T, Zhang Y, Chen Y, Li HH. A compact DNN: Approaching GoogLeNet-level accuracy of classification and domain adaptation. In: Proceedings - 30th IEEE Conference on Computer Vision and Pattern Recognition, CVPR 2017. 2017. p. 761–70.
Guo J, Min C, Cai T, Chen Y. Improving write performance and extending endurance of object-based NAND flash devices. ACM Transactions on Embedded Computing Systems. 2017 Nov 1;17(1).
Song C, Liu B, Wen W, Li H, Chen Y. A quantization-aware regularized learning method in multilevel memristor-based neuromorphic computing system. In: NVMSA 2017 - 6th IEEE Non-Volatile Memory Systems and Applications Symposium. 2017.
Mao M, Wen W, Zhang Y, Chen Y, Li H. An Energy-Efficient GPGPU Register File Architecture Using Racetrack Memory. IEEE Transactions on Computers. 2017 Sep 1;66(9):1478–90.
Hu M, Chen Y, Yang JJ, Wang Y, Li H. A Compact Memristor-Based Dynamic Synapse for Spiking Neural Networks. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems. 2017 Aug 1;36(8):1353–66.
Guo J, Wen W, Hu J, Wang D, Li H, Chen Y. FlexLevel NAND Flash Storage System Design to Reduce LDPC Latency. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems. 2017 Jul 1;36(7):1167–80.
Zhang Y, Yan B, Wang X, Chen Y. Persistent and Nonpersistent Error Optimization for STT-RAM Cell Design. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems. 2017 Jul 1;36(7):1181–92.
Li S, Wen W, Wang Y, Han S, Chen Y, Li HH. An FPGA design framework for CNN sparsification and acceleration. In: Proceedings - IEEE 25th Annual International Symposium on Field-Programmable Custom Computing Machines, FCCM 2017. 2017. p. 28.
Hassan AM, Li HH, Chen Y. Hardware implementation of echo state networks using memristor double crossbar arrays. In: Proceedings of the International Joint Conference on Neural Networks. 2017. p. 2171–7.
Pan C, Xie M, Liu Y, Wang Y, Xue CJ, Chen Y, et al. A lightweight progress maximization scheduler for non-volatile processor under unstable energy harvesting. In: ACM SIGPLAN Notices. 2017. p. 101–10.
Eken E, Bayram I, Zhang Y, Yan B, Li H, Chen Y. Giant Spin-Hall assisted STT-RAM and logic design. Integration, the VLSI Journal. 2017 Jun 1;58:253–61.
Chen Y, Li HH, Bayram I, Eken E. Recent Technology Advances of Emerging Memories. IEEE Design and Test. 2017 Jun 1;34(3):8–22.
Chen Y, Kuo TW, De Salvo B. Guest Editors' Introduction: Critical and Enabling Techniques for Emerging Memories. IEEE Design and Test. 2017 Jun 1;34(3):6–7.
Li Z, Liu C, Li H, Chen Y. Neuromorphic Hardware Acceleration Enabled by Emerging Technologies. In: Emerging Technology and Architecture for Big-data Analytics. Springer; 2017.
Chen L, Li J, Chen Y, Deng Q, Shen J, Liang X, et al. Accelerator-friendly neural-network training: Learning variations and defects in RRAM crossbar. In: Proceedings of the 2017 Design, Automation and Test in Europe, DATE 2017. 2017. p. 19–24.
Hassan AM, Yang C, Liu C, Li H, Chen Y. Hybrid spiking-based multi-layered self-learning neuromorphic system based on memristor crossbar arrays. In: Proceedings of the 2017 Design, Automation and Test in Europe, DATE 2017. 2017. p. 776–81.
Cheng HP, Wen W, Wu C, Li S, Li H, Chen Y. Understanding the design of IBM neurosynaptic system and its tradeoffs: A user perspective. In: Proceedings of the 2017 Design, Automation and Test in Europe, DATE 2017. 2017. p. 139–44.
Mao J, Chen X, Nixon KW, Krieger C, Chen Y. MoDNN: Local distributed mobile computing system for Deep Neural Network. In: Proceedings of the 2017 Design, Automation and Test in Europe, DATE 2017. 2017. p. 1396–401.
Song L, Qian X, Li H, Chen Y. PipeLayer: A Pipelined ReRAM-Based Accelerator for Deep Learning. In: Proceedings - International Symposium on High-Performance Computer Architecture. 2017. p. 541–52.
Chen X, Khoshavi N, Demara RF, Wang J, Huang D, Wen W, et al. Energy-Aware Adaptive Restore Schemes for MLC STT-RAM Cache. IEEE Transactions on Computers. 2017 May 1;66(5):786–98.
Chai X, Gan Z, Lu Y, Chen Y, Han D. A novel image encryption algorithm based on the chaotic system and DNA computing. International Journal of Modern Physics C. 2017 May;28(05):1–24.
Pan C, Xie M, Yang C, Chen Y, Hu J. Exploiting multiple write modes of Nonvolatile main memory in embedded systems. ACM Transactions on Embedded Computing Systems. 2017 May 1;16(4).
Chai X, Gan Z, Chen Y, Zhang Y. A visually secure image encryption scheme based on compressive sensing. Signal Processing. 2017 May 1;134:35–51.
Chai X, Gan Z, Lu Y, Chen Y, Han D. A novel image encryption algorithm based on the chaotic system and DNA computing. International Journal of Modern Physics C. 2017 May 1;28(5).
Bayram I, Eken E, Kline D, Parshook N, Chen Y, Jones AK. Modeling STT-RAM fabrication cost and impacts in NVSim. In: 2016 7th International Green and Sustainable Computing Conference, IGSC 2016. 2017.
Guo J, Wang D, Shao Z, Chen Y. Data-Pattern-Aware Error Prevention Technique to Improve System Reliability. IEEE Transactions on Very Large Scale Integration (VLSI) Systems. 2017 Apr 1;25(4):1433–43.
Chai X, Gan Z, Yang K, Chen Y, Liu X. An image encryption algorithm based on the memristive hyperchaotic system, cellular automata and DNA sequence operations. Signal Processing: Image Communication. 2017 Mar 1;52:6–19.
Yin S, Kadetotad D, Yan B, Song C, Chen Y, Chakrabarti C, et al. Low-power neuromorphic speech recognition engine with coarse-grain sparsity. In: Proceedings of the Asia and South Pacific Design Automation Conference, ASP-DAC. 2017. p. 111–4.
Min C, Guo J, Li H, Chen Y. Extending the lifetime of object-based NAND flash device with STT-RAM/DRAM hybrid buffer. In: Proceedings of the Asia and South Pacific Design Automation Conference, ASP-DAC. 2017. p. 764–9.
Chai XL, Gan ZH, Yuan K, Lu Y, Chen YR. An image encryption scheme based on three-dimensional Brownian motion and chaotic system. Chinese Physics B. 2017 Feb 1;26(2).
Zhang P, Li C, Huang T, Chen L, Chen Y. Forgetting memristor based neuromorphic system for pattern training and recognition. Neurocomputing. 2017 Jan 26;222:47–53.
Park J, Li H, Li S, Wen W, Chen Y, Tang PTP, et al. Faster cnns with direct sparse convolutions and guided pruning. In: 5th International Conference on Learning Representations, ICLR 2017 - Conference Track Proceedings. 2017.
Chen YC, Wang Y, Zhang W, Chen Y, Li HH. In-place logic obfuscation for emerging nonvolatile FPGAs. In: Fundamentals of IP and SoC Security: Design, Verification, and Debug. 2017. p. 277–93.
Li HH, Chen Y, Liu C, Strachan JP, Davila N. Looking Ahead for Resistive Memory Technology: A broad perspective on ReRAM technology for future storage and computing. IEEE Consumer Electronics Magazine. 2017 Jan 1;6(1):94–103.
Wen W, Xu C, Yan F, Wu C, Wang Y, Chen Y, et al. TernGrad: Ternary gradients to reduce communication in distributed deep learning. In: Advances in Neural Information Processing Systems. 2017. p. 1510–20.
Chai X, Chen Y, Broyde L. A novel chaos-based image encryption algorithm using DNA sequence operations. Optics and Lasers in Engineering. 2017 Jan 1;88:197–213.
Li H, Chen Y. Nonvolatile memory design: Magnetic, resistive, and phase change. 2017.
Yang C, Li H, Chen Y. Nanoscale memory architectures for neuromorphic computing. In: Security Opportunities in Nano Devices and Emerging Technologies. 2017. p. 215–34.
Yan B, Li Z, Chen Y, Li H. RAM and TCAM designs by using STT-MRAM. In: 2016 16th Non-Volatile Memory Technology Symposium, NVMTS 2016. 2016. p. 18–22.
Gu S, Sha EHM, Zhuge Q, Chen Y, Hu J. A Time, Energy, and Area Efficient Domain Wall Memory-Based SPM for Embedded Systems. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems. 2016 Dec 1;35(12):2008–17.
Song C, Liu B, Liu C, Li H, Chen Y. Design techniques of eNVM-enabled neuromorphic computing systems. In: Proceedings of the 34th IEEE International Conference on Computer Design, ICCD 2016. 2016. p. 674–7.
Liu C, Chen Y, Li H. Neural processor design enabled by memristor technology. In: 2016 IEEE International Conference on Rebooting Computing, ICRC 2016 - Conference Proceedings. 2016.
Nixon KW, Chen X, Chen Y. Scope - Quality retaining display rendering workload scaling based on user-smartphone distance. In: IEEE/ACM International Conference on Computer-Aided Design, Digest of Technical Papers, ICCAD. 2016.
Li S, Wang Y, Wen W, Chen Y, Li H. A data locality-aware design framework for reconfigurable sparse matrix-vector multiplication kernel. In: IEEE/ACM International Conference on Computer-Aided Design, Digest of Technical Papers, ICCAD. 2016.
Yang C, Liu B, Li H, Chen Y, Wen W, Barnell M, et al. Security of neuromorphic computing: Thwarting learning attacks using memristor's obsolescence effect. In: IEEE/ACM International Conference on Computer-Aided Design, Digest of Technical Papers, ICCAD. 2016.
Yang C, Wu C, Li H, Chen Y, Barnell M, Wu Q. Security challenges in smart surveillance systems and the solutions based on emerging nano-devices. In: IEEE/ACM International Conference on Computer-Aided Design, Digest of Technical Papers, ICCAD. 2016.
Sun G, Zhang C, Li P, Wang T, Chen Y. Statistical Cache Bypassing for Non-Volatile Memory. IEEE Transactions on Computers. 2016 Nov 1;65(11):3427–40.
Wu C, Cheng HP, Li S, Li HH, Chen Y. ApesNet: A pixel-wise efficient segmentation network. In: Proceedings of the 14th ACM/IEEE Symposium on Embedded Systems for Real-Time Multimedia, ESTIMedia 2016. 2016. p. 2–8.
Guo J, Min C, Cai T, Chen Y. A design to reduce write amplification in object-based NAND flash devices. In: Proceedings of the 11th IEEE/ACM/IFIP International Conference on Hardware/Software Codesign and System Synthesis, CODES 2016. 2016.
Chai XL, Gan ZH, Lu Y, Zhang MH, Chen YR. A novel color image encryption algorithm based on genetic recombination and the four-dimensional memristive hyperchaotic system. Chinese Physics B. 2016 Oct 1;25(10).
Cheng HP, Wen W, Song C, Liu B, Li H, Chen Y. Exploring the optimal learning technique for IBM TrueNorth platform to overcome quantization loss. In: Proceedings of the 2016 IEEE/ACM International Symposium on Nanoscale Architectures, NANOARCH 2016. 2016. p. 185–90.
Guo J, Min C, Cai T, Li H, Chen Y. ObjNandSim: Object-based NAND flash device simulator. In: 2016 5th Non-Volatile Memory Systems and Applications Symposium, NVMSA 2016. 2016.
Li Z, Bi X, Li HH, Chen Y, Qin J, Guo P, et al. Design and Implementation of a 4Kb STT-MRAM with Innovative 200nm Nano-ring Shaped MTJ. In: Proceedings of the International Symposium on Low Power Electronics and Design. 2016. p. 4–9.
Dallal AH, Yiran Chen, Weber D, Zhi-Hong Mao. Dictionary learning for sparse representation and classification of neural spikes. In: Annual International Conference of the IEEE Engineering in Medicine and Biology Society IEEE Engineering in Medicine and Biology Society Annual International Conference. 2016. p. 3486–9.
Liu B, Yang C, Li H, Chen Y, Wu Q, Barnell M. Security of neuromorphic systems: Challenges and solutions. In: Proceedings - IEEE International Symposium on Circuits and Systems. 2016. p. 1326–9.
Yan B, Mahmoud AM, Yang JJ, Wu Q, Chen Y, Li HH. A neuromorphic ASIC design using one-selector-one-memristor crossbar. In: Proceedings - IEEE International Symposium on Circuits and Systems. 2016. p. 1390–3.
Chakraborty S, Joshi S, Xia Q, Li H, Chen Y, Jiang H, et al. Built-in selectors self-assembled into memristors. In: Proceedings - IEEE International Symposium on Circuits and Systems. 2016. p. 181–4.
Li S, Liu X, Mao M, Li HH, Chen Y, Li B, et al. Heterogeneous systems with reconfigurable neuromorphic computing accelerators. In: Proceedings - IEEE International Symposium on Circuits and Systems. 2016. p. 125–8.
Bayram I, Eken E, Wang X, Sun X, Ma TP, Chen Y. Adaptive refreshing and read voltage control scheme for FeDRAM. In: Proceedings - IEEE International Symposium on Circuits and Systems. 2016. p. 1154–7.
Jiang H, Zhu W, Luo F, Bai K, Liu C, Zhang X, et al. Cyclical sensing integrate-and-fire circuit for memristor array based neuromorphic computing. In: Proceedings - IEEE International Symposium on Circuits and Systems. 2016. p. 930–3.
Yan B, Zhang Y, Eken E, Wen W, Zhao W, Chen Y. Recent progresses of STT memory design and applications. In: Proceedings - 2015 IEEE 11th International Conference on ASIC, ASICON 2015. 2016.
Chen X, Nixon KW, Chen Y. Practical power consumption analysis with current smartphones. In: International System on Chip Conference. 2016. p. 333–7.
Mao M, Wen W, Liu X, Hu J, Wang D, Chen Y, et al. TEMP: Thread batch enabled memory partitioning for GPU. In: Proceedings - Design Automation Conference. 2016.
Wen W, Wu C, Wang Y, Nixon K, Wu Q, Barnell M, et al. A new learning method for inference accuracy, core occupation, and performance co-optimization on TrueNorth chip. In: Proceedings - Design Automation Conference. 2016.
Chen X, Mao J, Gao J, Nixon KW, Chen Y. MORPh: Mobile OLED-friendly recording and playback system for low power video streaming. In: Proceedings - Design Automation Conference. 2016.
Chen X, Khoshavi N, Zhou J, Huang D, Demara RF, Wang J, et al. AOS: Adaptive overwrite scheme for energy-efficient MLC STT-RAM cache. In: Proceedings - Design Automation Conference. 2016.
Eken E, Song L, Bayram I, Xu C, Wen W, Xie Y, et al. NVSim-VX^s: An improved NVSim for variation aware STT-RAM simulation. In: Proceedings - Design Automation Conference. 2016.
Eken E, Bayram I, Zhang Y, Yan B, Wu W, Li H, et al. Spin-hall assisted STT-RAM design and discussion. In: Proceedings of the 18th ACM/IEEE System Level Interconnect Prediction 2016 Workshop, SLIP 2016. 2016.
Yang J, Sun Z, Wang X, Chen Y, Li H. Spintronic Memristor as Interface between DNA and Solid State Devices. IEEE Journal on Emerging and Selected Topics in Circuits and Systems. 2016 Jun 1;6(2):212–21.
Yang C, Liu B, Wang Y, Chen Y, Li H, Zhang X, et al. The applications of NVM technology in hardware security. In: Proceedings of the ACM Great Lakes Symposium on VLSI, GLSVLSI. 2016. p. 311–6.
Liu X, Mao M, Liu B, Li B, Wang Y, Jiang H, et al. Harmonica: A Framework of Heterogeneous Computing Systems with Memristor-Based Neuromorphic Computing Accelerators. IEEE Transactions on Circuits and Systems I: Regular Papers. 2016 May 1;63(5):617–28.
Wen W, Mao M, Li H, Chen Y, Pei Y, Ge N. A holistic tri-region MLC STT-RAM design with combined performance, energy, and reliability optimizations. In: Proceedings of the 2016 Design, Automation and Test in Europe Conference and Exhibition, DATE 2016. 2016. p. 1285–90.
Wang X, Mao M, Eken E, Wen W, Li H, Chen Y. Sliding Basket: An adaptive ECC scheme for runtime write failure suppression of STT-RAM cache. In: Proceedings of the 2016 Design, Automation and Test in Europe Conference and Exhibition, DATE 2016. 2016. p. 762–7.
Liu B, Liu X, Liu C, Wen W, Meng M, Li H, et al. Hardware acceleration for neuromorphic computing: An evolving view. In: 2015 15th Non-Volatile Memory Technology Symposium, NVMTS 2015. 2016.
Wu CR, Wen W, Ho TY, Chen Y. Thermal optimization for memristor-based hybrid neuromorphic computing systems. In: Proceedings of the Asia and South Pacific Design Automation Conference, ASP-DAC. 2016. p. 274–9.
Nixon KW, Chen X, Chen Y. Footfall-GPS polling scheduler for power saving on wearable devices. In: Proceedings of the Asia and South Pacific Design Automation Conference, ASP-DAC. 2016. p. 563–8.
Zhang X, Guangyu S, Zhang Y, Chen Y, Li H, Wen W, et al. A novel PUF based on cell error rate distribution of STT-RAM. In: Proceedings of the Asia and South Pacific Design Automation Conference, ASP-DAC. 2016. p. 342–7.
Nixon KW, Chen X, Mao ZH, Chen Y. SlowMo-enhancing mobile gesture-based authentication schemes via sampling rate optimization. In: Proceedings of the Asia and South Pacific Design Automation Conference, ASP-DAC. 2016. p. 462–7.
Yang J, Wang P, Zhang Y, Cheng Y, Zhao W, Chen Y, et al. Radiation-induced soft error analysis of STT-MRAM: A device to circuit approach. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems. 2016 Mar 1;35(3):380–93.
Chen X, Mao J, Nixon KW, Chen Y. MORPh: Mobile OLED power friendly camera system. In: Proceedings of the 2016 27th International Symposium on Rapid System Prototyping: Shortening the Path from Specification to Prototype, RSP 2016. 2016. p. 7–11.
Chen L, Li C, Huang T, Hu X, Chen Y. The bipolar and unipolar reversible behavior on the forgetting memristor model. Neurocomputing. 2016 Jan 1;171:1637–43.
Wen W, Wu C, Wang Y, Chen Y, Li H. Learning structured sparsity in deep neural networks. In: Advances in Neural Information Processing Systems. 2016. p. 2082–90.
Chen Y, Li H, Xie Y, Niu D. Components, Platforms, and Architectures: Low-Power Design of Emerging Memory Technologies. In: Handbook of Energy-Aware and Green Computing-Two Volume Set. 2016. p. 67–90.
Zhang X, Sun G, Zhang C, Zhang W, Liang Y, Wang T, et al. Fork path: Improving efficiency of ORAM by removing redundant memory accesses. In: Proceedings of the Annual International Symposium on Microarchitecture, MICRO. 2015. p. 102–14.
Li B, Gu P, Shan Y, Wang Y, Chen Y, Yang H. RRAM-Based Analog Approximate Computing. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems. 2015 Dec 1;34(12):1905–17.
Chen Y, Choi K, Zhao W. Guest Editorial for Special Issue on Emerging Memory Technologies - Modeling, Design, and Applications for Multi-Scale Computing. IEEE Transactions on Multi-Scale Computing Systems. 2015 Sep 1;1(3):125–6.
Li HH, Liu C, Yan B, Yang C, Song L, Li Z, et al. Spiking-based matrix computation by leveraging memristor crossbar array. In: 2015 IEEE Symposium on Computational Intelligence for Security and Defense Applications, CISDA 2015 - Proceedings. 2015. p. 43–6.
Li Q, He Y, Li J, Shi L, Chen Y, Xue CJ. Compiler-assisted refresh minimization for volatile STT-RAM cache. IEEE Transactions on Computers. 2015 Aug 1;64(8):2169–81.
Li Z, Yan B, Yang L, Zhao W, Chen Y, Li H. A new self-reference sensing scheme for TLC MRAM. In: Proceedings - IEEE International Symposium on Circuits and Systems. 2015. p. 593–6.
Li H, Liu B, Liu X, Mao M, Chen Y, Wu Q, et al. The applications of memristor devices in next-generation cortical processor designs. In: Proceedings - IEEE International Symposium on Circuits and Systems. 2015. p. 17–20.
Guo J, Wen W, Hu J, Wang D, Li H, Chen Y. FlexLevel: A novel NAND flash storage system design for LDPC latency reduction. In: Proceedings - Design Automation Conference. 2015.
Chen X, Chen Y, Xue CJ. DaTuM: Dynamic tone mapping technique for OLED display power saving based on video classification. In: Proceedings - Design Automation Conference. 2015.
Wen W, Wu CR, Hu X, Liu B, Ho TY, Li X, et al. An EDA framework for large scale hybrid neuromorphic computing systems. In: Proceedings - Design Automation Conference. 2015.
Liu X, Mao M, Liu B, Li H, Chen Y, Li B, et al. RENO: A high-efficient reconfigurable neuromorphic computing accelerator design. In: Proceedings - Design Automation Conference. 2015.
Mao M, Hu J, Chen Y, Li H. VWS: A versatile warp scheduler for exploring diverse cache localities of GPGPU applications. In: Proceedings - Design Automation Conference. 2015.
Liu B, Wu C, Li H, Chen Y, Wu Q, Barnell M, et al. Cloning your mind: Security challenges in cognitive system designs and their solutions. In: Proceedings - Design Automation Conference. 2015.
Liu C, Yan B, Yang C, Song L, Li Z, Liu B, et al. A spiking neuromorphic design with resistive crossbar. In: Proceedings - Design Automation Conference. 2015.
Liu B, Li H, Chen Y, Li X, Wu Q, Huang T. Vortex: Variation-aware training for memristor X-bar. In: Proceedings - Design Automation Conference. 2015.
Eken E, Zhang Y, Yan B, Wu W, Li H, Chen Y. Spin-hall assisted STT-RAM design and discussion. In: 2015 IEEE International Magnetics Conference, INTERMAG 2015. 2015.
Gu S, Sha EHM, Zhuge Q, Chen Y, Hu J. Area and performance co-optimization for domain wall memory in application-specific embedded systems. In: Proceedings - Design Automation Conference. 2015.
Zhang Y, Yan B, Kang W, Cheng Y, Klein JO, Chen Y, et al. Compact model of subvolume MTJ and its design application at nanoscale technology nodes. IEEE Transactions on Electron Devices. 2015 Jun 1;62(6):2048–55.
Zhang Y, Li Y, Sun Z, Li H, Chen Y, Jones AK. Read performance: The newest barrier in scaled stt-ram. IEEE Transactions on Very Large Scale Integration (VLSI) Systems. 2015 Jun 1;23(6):1170–4.
Wang DH, Liu HP, Chen YR. Multi-bit soft error tolerable L1 data cache based on characteristic of data value. Journal of Central South University. 2015 May 26;22(5):1769–75.
Liu B, Wen W, Chen Y, Li X, Wu CR, Ho TY. EDA challenges for memristor-crossbar based neuromorphic computing. In: Proceedings of the ACM Great Lakes Symposium on VLSI, GLSVLSI. 2015. p. 185–8.
Tang T, Xia L, Li B, Luo R, Chen Y, Wang Y, et al. Spiking neural network with RRAM: Can we use it for real-world application? In: Proceedings -Design, Automation and Test in Europe, DATE. 2015. p. 860–5.
Zhang Y, Yan B, Wu W, Li H, Chen Y. Giant spin hall effect (GSHE) logic design for low power application. In: Proceedings -Design, Automation and Test in Europe, DATE. 2015. p. 1000–5.
Zhang L, Ge N, Joshua Yang J, Li Z, Stanley Williams R, Chen Y. Low voltage two-state-variable memristor model of vacancy-drift resistive switches. Applied Physics A: Materials Science and Processing. 2015 Apr 1;119(1):1–9.
Liu B, Chen Y, Wysocki B, Huang T. Reconfigurable Neuromorphic Computing System with Memristor-Based Synapse Design. Neural Processing Letters. 2015 Apr 1;41(2):159–67.
Liu X, Mao M, Bi X, Li H, Chen Y. An efficient STT-RAM-based register file in GPU architectures. In: 20th Asia and South Pacific Design Automation Conference, ASP-DAC 2015. 2015. p. 490–5.
Xie M, Pan C, Hu J, Yang C, Chen Y. Checkpoint-aware instruction scheduling for nonvolatile processor with multiple functional units. In: 20th Asia and South Pacific Design Automation Conference, ASP-DAC 2015. 2015. p. 316–21.
Wen S, Huang T, Zeng Z, Chen Y, Li P. Circuit design and exponential stabilization of memristive neural networks. Neural networks : the official journal of the International Neural Network Society. 2015 Mar;63:48–56.
Li H, Liu X, Mao M, Chen Y, Wu Q, Barnell M. Neuromorphic hardware acceleration enabled by emerging technologies (Invited paper). In: Proceedings of the 14th International Symposium on Integrated Circuits, ISIC 2014. 2015. p. 124–7.
Liu B, Li H, Chen Y, Li X, Huang T, Wu Q, et al. Reduction and IR-drop compensations techniques for reliable neuromorphic computing systems. In: IEEE/ACM International Conference on Computer-Aided Design, Digest of Technical Papers, ICCAD. 2015. p. 63–70.
Wang P, Eken E, Zhang W, Joshi R, Kanj R, Chen Y. A thermal and process variation aware MTJ switching model and its applications in soft error analysis. In: More than Moore Technologies for Next Generation Computer Design. 2015. p. 101–25.
Wen W, Zhang Y, Chen Y. Statistical reliability/energy characterization in STT-RAM cell designs. In: Spintronics-based Computing. 2015. p. 201–30.
Chen L, Li C, Huang T, Wen S, Chen Y. Memristor crossbar array for image storing. In: Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics). 2015. p. 166–73.
Chen Y, Guo J, Sun Z. CPU-GPU system designs for high performance cloud computing. In: High Performance Cloud Auditing and Applications. 2014. p. 283–99.
Eken E, Zhang Y, Wen W, Joshi R, Li H, Chen Y. A novel self-reference technique for STT-RAM read and write reliability enhancement. IEEE Transactions on Magnetics. 2014 Nov 1;50(11).
Wen W, Zhang Y, Chen Y, Wang Y, Xie Y. PS3-RAM: A fast portable and scalable statistical STT-RAM reliability/energy analysis method. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems. 2014 Nov 1;33(11):1644–56.
Bayram I, Chen Y. NV-TCAM: Alternative interests and practices in NVM designs. In: 2014 IEEE Non-Volatile Memory Systems and Applications Symposium, NVMSA 2014. 2014.
Pan C, Xie M, Hu J, Chen Y, Yang C. 3M-PCM: Exploiting multiple write modes MLC phase change main memory in embedded systems. In: 2014 International Conference on Hardware/Software Codesign and System Synthesis, CODES+ISSS 2014. 2014.
Hu M, Li H, Chen Y, Wu Q, Rose GS, Linderman RW. Memristor crossbar-based neuromorphic computing system: a case study. IEEE transactions on neural networks and learning systems. 2014 Oct;25(10):1864–78.
Hu X, Feng G, Li H, Chen Y, Duan S. An adjustable memristor model and its application in small-world neural networks. In: Proceedings of the International Joint Conference on Neural Networks. 2014. p. 7–14.
Chen L, Li C, Huang T, He X, Li H, Chen Y. STDP learning rule based on memristor with STDP property. In: Proceedings of the International Joint Conference on Neural Networks. 2014. p. 1–6.
Zhang Y, Wen W, Li H, Chen Y. The Prospect of STT-RAM Scaling. In: Metallic Spintronic Devices. CRC Press; 2014.
Chen L, Li C, Huang T, Chen Y, Wang X. Memristor crossbar-based unsupervised image learning. Neural Computing and Applications. 2014 Aug 1;25(2):393–400.
Chen Y, Li H, Sun Z. Spintronic memristor as interface between DNA and solid state devices. In: Memristors and Memristive Systems. 2014. p. 281–98.
Mao M, Sun G, Li Y, Jones AK, Chen Y. Prefetching techniques for STT-RAM based last-level cache in CMP systems. In: Proceedings of the Asia and South Pacific Design Automation Conference, ASP-DAC. 2014. p. 67–72.
Liu X, Li Y, Zhang Y, Jones AK, Chen Y. STD-TLB: A STT-RAM-based dynamically-configurable translation lookaside buffer for GPU architectures. In: Proceedings of the Asia and South Pacific Design Automation Conference, ASP-DAC. 2014. p. 355–60.
Li B, Wang Y, Weng Y, Chen Y, Yang H. Training itself: Mixed-signal training acceleration for memristor-based neural network. In: Proceedings of the Asia and South Pacific Design Automation Conference, ASP-DAC. 2014. p. 361–6.
Hu M, Wang Y, Qiu Q, Chen Y, Li H. The stochastic modeling of TiO2 memristor and its usage in neuromorphic system design. In: Proceedings of the Asia and South Pacific Design Automation Conference, ASP-DAC. 2014. p. 831–6.
Guo J, Chen Z, Wang D, Shao Z, Chen Y. DPA: A data pattern aware error prevention technique for NAND flash lifetime extension. In: Proceedings of the Asia and South Pacific Design Automation Conference, ASP-DAC. 2014. p. 592–7.
Liu X, Mao M, Li H, Chen Y, Jiang H, Yang JJ, et al. A heterogeneous computing system with memristor-based neuromorphic accelerators. In: 2014 IEEE High Performance Extreme Computing Conference, HPEC 2014. 2014.
Chen X, Nixon KW, Zhou H, Liu Y, Chen Y. FingerShadow: An OLED power optimization based on smartphone touch interactions. In: 6th Workshop on Power-Aware Computing and Systems, HotPower 2014. 2014.
Nixon KW, Chen X, Zhou H, Liu Y, Chen Y. Mobile GPU power consumption reduction via dynamic resolution and frame rate scaling. In: 6th Workshop on Power-Aware Computing and Systems, HotPower 2014. 2014.
Wang Y, Li B, Luo R, Chen Y, Xu N, Yang H. Energy efficient neural networks for big data analytics. In: Proceedings -Design, Automation and Test in Europe, DATE. 2014.
Wen W, Zhang Y, Mao M, Chen Y. State-restrict MLC stt-ram designs for high-reliable high-performance memory system. In: Proceedings - Design Automation Conference. 2014.
Sun M, Burke LE, Mao ZH, Chen Y, Chen HC, Bai Y, et al. Ebutton: A wearable computer for health monitoring and personal assistance. In: Proceedings - Design Automation Conference. 2014.
Sun G, Joo Y, Chen Y, Xie Y. A hybrid solid-state storage architecture for the performance, energy consumption, and lifetime improvement. In: Emerging Memory Technologies: Design, Architecture, and Applications. 2014. p. 51–77.
Sun G, Dong X, Chen Y, Xie Y. An energy-efficient 3D stacked STT-RAM cache architecture for CMPs. In: Emerging Memory Technologies: Design, Architecture, and Applications. 2014. p. 145–67.
Nixon KW, Chen Y, Mao ZH, Li K. User classification and authentication for mobile device based on gesture recognition. Advances in Information Security. 2014 Jan 1;55:125–35.
Chen L, Li C, Huang T, Ahmad HG, Chen Y. A phenomenological memristor model for short-term/long-term memory. Physics Letters, Section A: General, Atomic and Solid State Physics. 2014 Jan 1;378(40):2924–30.
Li X, Duan S, Wang L, Huang T, Chen Y. Memristive radial basis function neural network for parameters adjustment of PID controller. In: Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics). 2014. p. 150–8.
Eken E, Zhang Y, Wen W, Joshi R, Li H, Chen Y. A new field-assisted access scheme of STT-RAM with self-reference capability. In: Proceedings - Design Automation Conference. 2014.
Mao M, Wen W, Zhang Y, Chen Y, Li H. Exploration of GPGPU register file architecture using domain-wall-shift- write based racetrack memory. In: Proceedings - Design Automation Conference. 2014.
Wen W, Zhang Y, Mao M, Chen Y. STT-RAM reliability enhancement through ECC and access scheme optimization. In: Proceedings of the International Symposium on Consumer Electronics, ISCE. 2014.
Bu K, Chen YR, Xu H, Yi W, Xie QY. NAND flash service lifetime estimate with recovery effect and retention time relaxation. Journal of Central South University. 2014 Jan 1;21(8):3205–13.
Chen X, Chen Y, Dong M, Zhang C. Demystifying energy usage in smartphones. In: Proceedings - Design Automation Conference. 2014.
Li B, Wang Y, Chen Y, Li HH, Yang H. ICE: Inline calibration for memristor crossbar-based computing engine. In: Proceedings -Design, Automation and Test in Europe, DATE. 2014.
Zhang C, Sun G, Li P, Wang T, Niu D, Chen Y. SBAC: A statistics based cache bypassing method for asymmetric-access caches. In: Proceedings of the International Symposium on Low Power Electronics and Design. 2014. p. 345–50.
Wang D, Guo J, Bu K, Chen Y. Reduction of data prevention cost and improvement of reliability in MLC NAND flash storage system. In: 2014 International Conference on Computing, Networking and Communications, ICNC 2014. 2014. p. 259–63.
Wu Q, Liu B, Chen Y, Li H, Chen Q, Qiu Q. Bio-inspired computing with resistive memories - Models, architectures and applications. In: Proceedings - IEEE International Symposium on Circuits and Systems. 2014. p. 834–7.
Chen L, Li C, Huang T, Chen Y, Wen S, Qi J. A synapse memristor model with forgetting effect. Physics Letters, Section A: General, Atomic and Solid State Physics. 2013 Dec 17;377(45–48):3260–5.
Li B, Shan Y, Hu M, Wang Y, Chen Y, Yang H. Memristor-based approximated computation. In: Proceedings of the International Symposium on Low Power Electronics and Design. 2013. p. 242–7.
Li Y, Zhang Y, Li H, Chen Y, Jones AK. C1C: A configurable, compiler-guided STT-RAM L1 cache. Transactions on Architecture and Code Optimization. 2013 Dec 1;10(4).
Zhang Y, Bayram I, Wang Y, Li H, Chen Y. ADAMS: Asymmetric differential STT-RAM cell structure for reliable and high-performance applications. In: IEEE/ACM International Conference on Computer-Aided Design, Digest of Technical Papers, ICCAD. 2013. p. 9–16.
Li J, Shi L, Li Q, Xue CJ, Chen Y, Xu Y, et al. Low-energy volatile STT-RAM cache design using cache-coherence-enabled adaptive refresh. ACM Transactions on Design Automation of Electronic Systems. 2013 Dec 1;19(1).
Wen S, Bao G, Zeng Z, Chen Y, Huang T. Global exponential synchronization of memristor-based recurrent neural networks with time-varying delays. Neural networks : the official journal of the International Neural Network Society. 2013 Dec;48:195–203.
Jones AK, Chen Y, Collinge WO, Xu H, Schaefer LA, Landis AE, et al. Considering fabrication in sustainable computing. In: IEEE/ACM International Conference on Computer-Aided Design, Digest of Technical Papers, ICCAD. 2013. p. 206–10.
Wen W, Mao M, Zhu X, Kang SH, Wang D, Chen Y. CD-ECC: Content-dependent error correction codes for combating asymmetric nonvolatile memory operation errors. In: IEEE/ACM International Conference on Computer-Aided Design, Digest of Technical Papers, ICCAD. 2013. p. 1–8.
Wen S, Zeng Z, Huang T, Chen Y. Fuzzy modeling and synchronization of different memristor-based chaotic circuits. Physics Letters, Section A: General, Atomic and Solid State Physics. 2013 Nov 1;377(34–36):2016–21.
Chen Y, Wong WF, Li H, Koh CK, Zhang Y, Wen W. On-chip caches built on multilevel spin-transfer torque RAM cells and its optimizations. ACM Journal on Emerging Technologies in Computing Systems. 2013 Oct 21;9(2).
Hu M, Li H, Chen Y, Wu Q, Rose GS. BSB training scheme implementation on memristor-based circuit. In: Proceedings of the 2013 IEEE Symposium on Computational Intelligence for Security and Defense Applications, CISDA 2013 - 2013 IEEE Symposium Series on Computational Intelligence, SSCI 2013. 2013. p. 80–7.
Wen S, Zeng Z, Huang T, Chen Y. Passivity analysis of memristor-based recurrent neural networks with time-varying delays. Journal of the Franklin Institute. 2013 Oct 1;350(8):2354–70.
Zhao B, Yang J, Zhang Y, Chen Y, Li H. Common-source-line array: An area efficient memory architecture for bipolar nonvolatile devices. ACM Transactions on Design Automation of Electronic Systems. 2013 Oct 1;18(4).
Zhang Y, Zhang L, Chen Y. MLC STT-RAM design considering probabilistic and asymmetric MTJ switching. In: Proceedings - IEEE International Symposium on Circuits and Systems. 2013. p. 113–6.
Mao M, Li H, Jones AK, Chen Y. Coordinating prefetching and STT-RAM based last-level cache management for multicore systems. In: Proceedings of the ACM Great Lakes Symposium on VLSI, GLSVLSI. 2013. p. 55–60.
Wen W, Zhang Y, Zhang L, Chen Y. Loadsa: A yield-driven top-down design method for STT-RAM array. In: Proceedings of the Asia and South Pacific Design Automation Conference, ASP-DAC. 2013. p. 291–6.
Li Q, Li J, Shi L, Xue CJ, Chen Y, He Y. Compiler-assisted refresh minimization for volatile STT-RAM cache. In: Proceedings of the Asia and South Pacific Design Automation Conference, ASP-DAC. 2013. p. 273–8.
Nixon KW, Chen X, Mao ZH, Chen Y, Li K. Mobile user classification and authorization based on gesture usage recognition. In: Proceedings of the Asia and South Pacific Design Automation Conference, ASP-DAC. 2013. p. 384–9.
Zhang L, Chen Z, Joshua Yang J, Wysocki B, McDonald N, Chen Y. A compact modeling of TiO2-TiO2-x memristor. Applied Physics Letters. 2013 Apr 15;102(15).
Chen X, Chen Y, Ma Z, Fernandes FCA. How is energy consumed in smartphone display applications? In: ACM HotMobile 2013: The 14th Workshop on Mobile Computing Systems and Applications. 2013.
Zhao M, Zhang H, Chen X, Chen Y, Xue CJ. Online OLED dynamic voltage scaling for video streaming applications on mobile devices. In: 2013 International Conference on Hardware/Software Codesign and System Synthesis, CODES+ISSS 2013. 2013.
Guo J, Yang J, Zhang Y, Chen Y. Low cost power failure protection for MLC NAND flash storage systems with PRAM/DRAM hybrid buffer. In: Proceedings -Design, Automation and Test in Europe, DATE. 2013. p. 859–64.
Li Y, Zhang Y, Li H, Chen Y, Jones AK. C1C: A Configurable, Compiler-Guided STT-RAM L1 Cache. ACM Transactions on Architecture and Code Optimization. 2013 Jan 1;10(4):1–22.
Guo J, Wen W, Li YZ, Li S, Li H, Chen Y. DA-RAID-5: A disturb aware data protection technique for NAND flash storage systems. In: Proceedings -Design, Automation and Test in Europe, DATE. 2013. p. 380–5.
Liu B, Hu M, Li H, Mao ZH, Chen Y, Huang T, et al. Digital-assisted noise-eliminating training for memristor crossbar-based analog neuromorphic computing engine. In: Proceedings - Design Automation Conference. 2013.
Li J, Shi L, Li Q, Xue CJ, Chen Y, Xu Y. Cache coherence enabled adaptive refresh for volatile STT-RAM. In: Proceedings -Design, Automation and Test in Europe, DATE. 2013. p. 1247–50.
Zhang Y, Zhang L, Wen W, Sun G, Chen Y. Multi-level cell STT-RAM: Is it realistic or just a dream? In: IEEE/ACM International Conference on Computer-Aided Design, Digest of Technical Papers, ICCAD. 2012. p. 526–32.
Chen Y, Chen X, Zhao M, Xue CJ. Mobile devices user-The subscriber and also the publisher of real-time OLED display power management plan. In: IEEE/ACM International Conference on Computer-Aided Design, Digest of Technical Papers, ICCAD. 2012. p. 687–90.
Li Y, Zhang Y, Chen Y, Jones AK. Combating write penalties using software dispatch for on-chip MRAM integration. IEEE Embedded Systems Letters. 2012 Dec 1;4(4):82–5.
Liu B, Chen Y, Wysocki B, Huang T. The circuit realization of a neuromorphic computing system with memristor-based synapse design. In: Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics). 2012. p. 357–65.
Zhang Y, Wen W, Chen Y. The prospect of STT-RAM scaling from readability perspective. IEEE Transactions on Magnetics. 2012 Oct 29;48(11):3035–8.
Shao Z, Liu Y, Chen Y, Li T. Utilizing PCM for energy optimization in embedded systems. In: Proceedings - 2012 IEEE Computer Society Annual Symposium on VLSI, ISVLSI 2012. 2012. p. 398–403.
Li Y, Chen Y, Jones AK. A software approach for combating asymmetries of non-volatile memories. In: Proceedings of the International Symposium on Low Power Electronics and Design. 2012. p. 191–6.
Sun G, Zhang Y, Wang Y, Chen Y. Improving energy efficiency of write-asymmetric memories by log style write. In: Proceedings of the International Symposium on Low Power Electronics and Design. 2012. p. 173–8.
Zhang Y, Wen W, Chen Y. STT-Ram cell design considering MTJ asymmetric switching. SPIN. 2012 Sep 1;2(3).
Hu M, Li H, Wu Q, Rose GS, Chen Y. Memristor crossbar based hardware realization of BSB recall function. In: Proceedings of the International Joint Conference on Neural Networks. 2012.
Pino RE, Li H, Chen Y, Hu M, Liu B. Statistical memristor modeling and case study in neuromorphic computing. In: Proceedings - Design Automation Conference. 2012. p. 585–90.
Wen W, Zhang Y, Chen Y, Wang Y, Xie Y. PS3-RAM: A fast portable and scalable statistical STT-RAM reliability analysis method. In: Proceedings - Design Automation Conference. 2012. p. 1191–6.
Chen X, Zheng J, Chen Y, Zhao M, Xue CJ. Quality-retaining OLED dynamic voltage scaling for video streaming applications on mobile devices. In: Proceedings - Design Automation Conference. 2012. p. 1000–5.
Sun Z, Chen X, Zhang Y, Li H, Chen Y. Nonvolatile memories as the data storage system for implantable ecg recorder. ACM Journal on Emerging Technologies in Computing Systems. 2012 Jun 1;8(2).
Zhao B, Yang J, Zhang Y, Chen Y, Li H. Architecting a common-source-line array for bipolar non-volatile memory devices. In: Proceedings -Design, Automation and Test in Europe, DATE. 2012. p. 1451–4.
Bi X, Zhang C, Li H, Chen Y, Pino RE. Spintronic memristor based temperature sensor design with CMOS current reference. In: Proceedings -Design, Automation and Test in Europe, DATE. 2012. p. 1301–6.
Zhang Y, Wang X, Li Y, Jones AK, Chen Y. Asymmetry of MTJ switching and its implication to STT-RAM designs. In: Proceedings -Design, Automation and Test in Europe, DATE. 2012. p. 1313–8.
Chen Y, Zhang Y, Wang P. Probabilistic design in spintronic memory and logic circuit. In: Proceedings of the Asia and South Pacific Design Automation Conference, ASP-DAC. 2012. p. 323–8.
Chen X, Zeng J, Chen Y, Zhang W, Li H. Fine-grained dynamic voltage scaling on OLED display. In: Proceedings of the Asia and South Pacific Design Automation Conference, ASP-DAC. 2012. p. 807–12.
Chen Y, Li H, Wang X, Zhu W, Xu W, Zhang T. A 130 nm 1.2 V/3.3 v 16 Kb spin-transfer torque random access memory with nondestructive self-reference sensing scheme. IEEE Journal of Solid-State Circuits. 2012 Feb 1;47(2):560–73.
Chen X, Liu B, Chen Y, Zhao M, Xue CJ, Guo X. Active compensation technique for the thin-film transistor variations and OLED aging of mobile device displays. In: IEEE/ACM International Conference on Computer-Aided Design, Digest of Technical Papers, ICCAD. 2012. p. 516–22.
Wang P, Zhang W, Joshi R, Kanj R, Chen Y. A thermal and process variation aware MTJ switching model and its applications in soft error analysis. In: IEEE/ACM International Conference on Computer-Aided Design, Digest of Technical Papers, ICCAD. 2012. p. 720–7.
Sun Z, Li H, Chen Y, Wang X. Voltage driven nondestructive self-reference sensing scheme of spin-transfer torque memory. IEEE Transactions on Very Large Scale Integration (VLSI) Systems. 2012 Jan 1;20(11):2020–30.
Zhang Y, Wang X, Chen Y. STT-RAM cell design optimization for persistent and non-persistent error rate reduction: A statistical design view. In: IEEE/ACM International Conference on Computer-Aided Design, Digest of Technical Papers, ICCAD. 2011. p. 471–7.
Zhou P, Zhao B, Zhang Y, Yang J, Chen Y. MRAC: A memristor-based reconfigurable framework for adaptive cache replacement. In: Parallel Architectures and Compilation Techniques - Conference Proceedings, PACT. 2011. p. 207–8.
Xue CJ, Zhang Y, Chen Y, Sun G, Yang JJ, Li H. Emerging non-volatile memories: Opportunities and challenges. In: Embedded Systems Week 2011, ESWEEK 2011 - Proceedings of the 9th IEEE/ACM/IFIP International Conference on Hardware/Software Codesign and System Synthesis, CODES+ISSS’11. 2011. p. 325–34.
Wang P, Chen X, Chen Y, Li H, Kang S, Zhu X, et al. A 1.0V 45nm nonvolatile magnetic latch design and its robustness analysis. In: Proceedings of the Custom Integrated Circuits Conference. 2011.
Chen Y, Wong WF, Li H, Koh CK. Processor caches built using multi-level spin-transfer torque RAM cells. In: Proceedings of the International Symposium on Low Power Electronics and Design. 2011. p. 73–8.
Chen YC, Li H, Chen Y, Pino RE. 3D-ICML: A 3D bipolar ReRAM design with interleaved complementary memory layers. In: Proceedings -Design, Automation and Test in Europe, DATE. 2011. p. 583–6.
Dong X, Wu X, Xie Y, Chen Y, Li H. Stacking magnetic random access memory atop microprocessors: An architecture-level evaluation. IET Computers and Digital Techniques. 2011 May 1;5(3):213–20.
Chen Y, Li H. Emerging sensing techniques for emerging memories. In: Proceedings of the Asia and South Pacific Design Automation Conference, ASP-DAC. 2011. p. 204–10.
Hu M, Li H, Chen Y, Wang X, Pino RE. Geometry variations analysis of TiO2 thin-film and spintronic memristors. In: Proceedings of the Asia and South Pacific Design Automation Conference, ASP-DAC. 2011. p. 25–30.
Xu W, Sun H, Wang X, Chen Y, Zhang T. Design of last-level on-chip cache using spin-torque transfer RAM (STT RAM). IEEE Transactions on Very Large Scale Integration (VLSI) Systems. 2011 Mar 1;19(3):483–93.
Zhang Y, Wen W, Chen Y. Asymmetry in STT-RAM cell operations. In: Emerging Memory Technologies: Design, Architecture, and Applications. 2011. p. 117–44.
Li H, Wang X, Ong ZL, Wong WF, Zhang Y, Wang P, et al. Performance, power, and reliability tradeoffs of STT-RAM cell subject to architecture-level requirement. IEEE Transactions on Magnetics. 2011 Jan 1;47(10):2356–9.
Hu M, Li HH, Chen Y, Wang X. Spintronic memristor: Compact model and statistical analysis. Journal of Low Power Electronics. 2011 Jan 1;7(2):234–44.
Zhang Y, Wang X, Li H, Chen Y. STT-RAM cell optimization considering MTJ and CMOS variations. IEEE Transactions on Magnetics. 2011 Jan 1;47(10):2962–5.
Wang P, Wang X, Zhang Y, Li H, Levitan SP, Chen Y. Nonpersistent errors optimization in spin-MOS logic and storage circuitry. IEEE Transactions on Magnetics. 2011 Jan 1;47(10):3860–3.
Zhu W, Li H, Chen Y, Wang X. Current switching in MgO-based magnetic tunneling junctions. IEEE Transactions on Magnetics. 2011 Jan 1;47(1 PART 2):156–60.
Chen Y, Li H, Wang X, Park J. Applications of TMR devices in solid state circuits and systems. In: 2010 International SoC Design Conference, ISOCC 2010. 2010. p. 252–5.
Chen Y, Wang X, Li H, Xi H, Yan Y, Zhu W. Design margin exploration of spin-transfer torque RAM (STT-RAM) in scaled technologies. IEEE Transactions on Very Large Scale Integration (VLSI) Systems. 2010 Dec 1;18(12):1724–34.
Chen Y, Li H, Wang X. Spintronic devices: From memory to memristor. In: 2010 International Conference on Communications, Circuits and Systems, ICCCAS 2010 - Proceedings. 2010. p. 811–6.
Chen Y, Li H, Wang X, Zhu W, Xu W, Zhang T. Combined magnetic-and circuit-level enhancements for the nondestructive self-reference scheme of STT-RAM. In: Proceedings of the International Symposium on Low Power Electronics and Design. 2010. p. 1–6.
Niu D, Chen Y, Xie Y. Low-power dual-element memristor based memory design. In: Proceedings of the International Symposium on Low Power Electronics and Design. 2010. p. 25–30.
Chen Y, Wang X, Zhu W, Li H, Sun Z, Sun G, et al. Access scheme of multi-level cell spin-transfer torque random access memory and its optimization. In: Midwest Symposium on Circuits and Systems. 2010. p. 1109–12.
Li H, Chen Y. Emerging non-volatile memory technologies: From materials, to device, circuit, and architecture. In: Midwest Symposium on Circuits and Systems. 2010. p. 1–4.
Chen Y, Wang X, Sun Z, Li H. The application of spintronic devices in magnetic bio-sensing. In: Proceedings of the 2nd Asia Symposium on Quality Electronic Design, ASQED 2010. 2010. p. 230–4.
Niu D, Chen Y, Xu C, Xie Y. Impact of process variations on emerging memristor. In: Proceedings - Design Automation Conference. 2010. p. 877–82.
Chen Y, Tian W, Li H, Wang X, Zhu W. PCMO device with high switching stability. IEEE Electron Device Letters. 2010 Aug 1;31(8):866–8.
Chen Y, Li H. Patents relevant to cross-point memory array. Recent Patents on Electrical Engineering. 2010 Jun 25;3(2):114–24.
Wang X, Chen Y. Spintronic memristor devices and application. In: Proceedings -Design, Automation and Test in Europe, DATE. 2010. p. 667–72.
Chen Y, Li H, Wang X, Zhu W, Xu W, Zhang T. A nondestructive self-reference scheme for spin-transfer torque random access memory (STT-RAM). In: Proceedings -Design, Automation and Test in Europe, DATE. 2010. p. 148–53.
Chen Y, Tian W, Li H, Wang X, Zhu W. Scalability of PCMO-based resistive switch device in DSM technologies. In: Proceedings of the 11th International Symposium on Quality Electronic Design, ISQED 2010. 2010. p. 327–32.
Xi H, Stricklin J, Li H, Chen Y, Wang X, Zheng Y, et al. Spin transfer torque memory with thermal assist mechanism: A case study. IEEE Transactions on Magnetics. 2010 Mar 1;46(3 PART 2):860–5.
Chen Y, Li H, Koh CK, Li J, Roy K, Sun G, et al. Variable-Latency Adder (VL-Adder) Designs for Low Power and NBTI Tolerance. IEEE Transactions on Very Large Scale Integration (VLSI) Systems. 2010 Jan 1;18(11):1621–4.
Wang X, Chen Y. Patents relevant to spintronic memristor. Recent Patents on Electrical Engineering. 2010 Jan 1;3(1):10–8.
Wang X, Chen Y, Gu Y, Li H. Spintronic memristor temperature sensor. IEEE Electron Device Letters. 2010 Jan 1;31(1):20–2.
Xu W, Zhang T, Chen Y. Design of spin-torque transfer magnetoresistive RAM and CAM/TCAM with high sensing and search Speed. IEEE Transactions on Very Large Scale Integration (VLSI) Systems. 2010 Jan 1;18(1):66–74.
Wang X, Chen Y, Zhang T. Magnetization Switching in Spin Torque Random Access Memory: Challenges and Opportunities. In: Analog Circuits and Signal Processing. 2010. p. 253–94.
Sun Z, Li H, Chen Y, Wang X. Variation tolerant sensing scheme of spin-transfer torque memory for yield improvement. In: IEEE/ACM International Conference on Computer-Aided Design, Digest of Technical Papers, ICCAD. 2010. p. 432–7.
Sun G, Joo Y, Chen Y, Niu D, Xie Y, Li H. A hybrid solid-state storage architecture for the performance, energy consumption, and lifetime improvement. In: Proceedings - International Symposium on High-Performance Computer Architecture. 2010.
Koh CK, Wong WF, Chen Y, Li H. The salvage cache: A fault-tolerant cache architecture for next-generation memory technologies. In: Proceedings - IEEE International Conference on Computer Design: VLSI in Computers and Processors. 2009. p. 268–74.
Chen Y, Li H, Roy K, Koh CK. Gated decap: Gate leakage control of on-chip decoupling capacitors in scaled technologies. IEEE Transactions on Very Large Scale Integration (VLSI) Systems. 2009 Dec 1;17(12):1749–52.
Chen Y, Wang X. Compact modeling and corner analysis of spintronic memristor. In: 2009 IEEE/ACM International Symposium on Nanoscale Architectures, NANOARCH 2009. 2009. p. 7–12.
Li H, Xi H, Chen Y, Stricklin J, Wang X, Zhang T. Thermal-assisted spin transfer torque memory (STT-RAM) cell design exploration. In: Proceedings of the 2009 IEEE Computer Society Annual Symposium on VLSI, ISVLSI 2009. 2009. p. 217–22.
Koh CK, Wong WF, Chen Y, Li H. Tolerating process variations in large, set-associative caches: The buddy cache. Transactions on Architecture and Code Optimization. 2009 Jun 1;6(2).
Xi H, Wang X, Chen Y, Ryan PJ. Ordering of magnetic nanoparticles in bilayer structures. Journal of Physics D: Applied Physics. 2009 Apr 8;42(1).
Wang X, Chen Y, Xi H, Li H, Dimitrov D. Spintronic memristor through spin-thorque-induced magnetization motion. IEEE Electron Device Letters. 2009 Feb 12;30(3):294–7.
Xu W, Chen Y, Wang X, Zhang T. Improving STT MRAM storage density through smaller-than-worst-case transistor sizing. In: Proceedings - Design Automation Conference. 2009. p. 87–90.
Sun G, Dong X, Xie Y, Li J, Chen Y. A novel architecture of the 3D stacked MRAM L2 Cache for CMPs. In: Proceedings - International Symposium on High-Performance Computer Architecture. 2009. p. 239–49.
Xu W, Zhang T, Chen Y. Spin-transfer torque magnetoresistive content addressable memory (CAM) cell structure design with enhanced search noise margin. In: Proceedings - IEEE International Symposium on Circuits and Systems. 2008. p. 1898–901.
Dong X, Wu X, Sun G, Xie Y, Li H, Chen Y. Circuit and microarchitecture evaluation of 3D stacking magnetic RAM (MRAM) as a universal memory replacement. In: Proceedings - Design Automation Conference. 2008. p. 554–9.
Chen Y, Wang X, Li H, Liu H, Dimitrov DV. Design margin exploration of Spin-Torque Transfer RAM (SPRAM). In: Proceedings of the 9th International Symposium on Quality Electronic Design, ISQED 2008. 2008. p. 684–90.
Wang X, Chen Y, Li H, Dimitrov D, Liu H. Spin torque random access memory down to 22 nm technology. IEEE Transactions on Magnetics. 2008 Jan 1;44(11 PART 2):2479–82.
Chen Y, Li H, Li J, Koh CK. Variable-latency adder (VL-adder): New arithmetic circuit design practice to overcome NBTI. In: Proceedings of the International Symposium on Low Power Electronics and Design. 2007. p. 195–200.
Wong WF, Kon CK, Chen Y, Li H. VOSCH: Voltage scaled cache hierarchies. In: 2007 IEEE International Conference on Computer Design, ICCD 2007. 2007. p. 496–503.
Li H, Koh CK, Balakrishnan V, Chen Y. Statistical timing analysis considering spatial correlations. In: Proceedings - Eighth International Symposium on Quality Electronic Design, ISQED 2007. 2007. p. 102–7.
Li H, Chen Y, Roy K, Koh CK. SAVS: A self-adaptive variable supply-voltage technique for process- Tolerant and power-efficient multi-issue superscalar processor design. In: Proceedings of the Asia and South Pacific Design Automation Conference, ASP-DAC. 2006. p. 158–63.
Chen Y, Li H, Roy K, Koh CK. Cascaded carry-select adder (C² SA): A new structure for low-power CSA design. In: Proceedings of the International Symposium on Low Power Electronics and Design. 2005. p. 115–8.
Kang D, Chen Y, Roy K. Power supply noise-aware scheduling and allocation for DSP synthesis. In: Proceedings - International Symposium on Quality Electronic Design, ISQED. 2005. p. 48–53.
Chen Y, Li H, Roy K, Koh CK. Gated Decap: Gate leakage control of on-chip decoupling capacitors in scaled technologies. In: Proceedings of the Custom Integrated Circuits Conference. 2005. p. 775–8.
Chen Y, Roy K, Koh CK. Current demand balancing: A technique for minimization of current surge in high performance clock-gated microprocessors. IEEE Transactions on Very Large Scale Integration (VLSI) Systems. 2005 Jan 1;13(1):75–85.
Lam WCD, Jain J, Koh CK, Balakrishnan V, Chen Y. Statistical based link insertion for robust clock network design. In: IEEE/ACM International Conference on Computer-Aided Design, Digest of Technical Papers, ICCAD. 2005. p. 588–91.
Chen Y, Roy K, Koh CK. Priority assignment optimization for minimization of current surge in high performance power efficient clock-gated microprocessor. In: Proceedings of the Asia and South Pacific Design Automation Conference, ASP-DAC. 2004. p. 894–9.
Li H, Bhunia S, Chen Y, Roy K, Vijaykumar TN. DCG: Deterministic Clock-Gating for Low-Power Microprocessor Design. IEEE Transactions on Very Large Scale Integration (VLSI) Systems. 2004 Mar 1;12(3):245–54.
Chen Y, Roy K, Koh CK. Integrated Architectural/Physical Planning Approach for Minimization of Current Surge in High Performance Clock-gated Microprocessors. In: Proceedings of the International Symposium on Low Power Electronics and Design. 2003. p. 229–34.
Chen Y, Roy K, Koh CK. Integrated architectural/physical planning approach for minimization of current surge in high performance clock-gated microprocessors. In: Proceedings of the International Symposium on Low Power Electronics and Design. 2003. p. 229–34.
Li H, Bhunia S, Chen Y, Vijaykumar TN, Roy K. Deterministic clock gating for microprocessor power reduction. In: Proceedings - International Symposium on High-Performance Computer Architecture. 2003. p. 113–22.
Chen Y, Balakrishnan V, Koh CK, Roy K. Model reduction in the time-domain using Laguerre polynomials and Krylov methods. In: Proceedings -Design, Automation and Test in Europe, DATE. 2002. p. 931–6.

In The News

Duke Awards 44 Distinguished Professorships (May 4, 2023 | Duke Today)
Three Duke Faculty Elected AAAS Fellows (Jan 31, 2023 | Duke Today)
NSF Launches Artificial Intelligence Research Center at Duke (Jul 29, 2021 | )
Yiran Chen: Integrating Tomorrows Technology into Todays Devices (Jan 3, 2017 | )